Electronic Components Datasheet Search
  English  ▼

X  

SNL320 Datasheet(PDF) 22 Page - SONiX Technology Company

Part # SNL320
Description  16-Bit LCD Controller
PDF  27 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  SONIX [SONiX Technology Company]
Direct Link  http://www.sonix.com.tw
Logo SONIX - SONiX Technology Company

SNL320 Datasheet(HTML) 22 Page - SONiX Technology Company

Back Button SNL320 Datasheet HTML 18Page - SONiX Technology Company SNL320 Datasheet HTML 19Page - SONiX Technology Company SNL320 Datasheet HTML 20Page - SONiX Technology Company SNL320 Datasheet HTML 21Page - SONiX Technology Company SNL320 Datasheet HTML 22Page - SONiX Technology Company SNL320 Datasheet HTML 23Page - SONiX Technology Company SNL320 Datasheet HTML 24Page - SONiX Technology Company SNL320 Datasheet HTML 25Page - SONiX Technology Company SNL320 Datasheet HTML 26Page - SONiX Technology Company Next Button
Zoom Inzoom in Zoom Outzoom out
 22 / 27 page
background image
SNL320
16-Bit LCD Controller
14.2 LCD Driver Interface (1/4 bits interface)
SNL320 supports not just 8-bit interface but also 1-bit/4-bit interface for LCD driver.
For this kind LCD driver doesn’t include display RAM. All the display data is stored in
host CPU. So SNL320 has to specify a dedicate interface to drive LCD driver. Besides,
SNL320 reserves 4K words LCD Buffer (0xB000~0xBFFF) for LCD display. Hardware
circuit will send accurate signal to LCD driver automatically once the 1-bit/4-bit LCD
driver interface is enabled. The internal 4K words SRAM can support maximum
240x120 dots LCD display with 4-grey level effect.
Note : only support 4MHZ LCD clock source
14.3 Control Signals
P3.12~P3.15 & P4.0~P4.3 can be configured to be 1-bit/4-bit interface for LCD driver
just by property setting control register. Table-2 shows the relation between
P3.12~P3.15, P4.0~P4.3 and LCD driver interface.
I/O Pin
Pin Name
Descriptions
P3.12
LACD
LCD alternating signal
P3.13
LCLK
Dot clock
P3.14
LP
Line signal
P3.15
FP
First line marker
P4.0
LD0
LCD data output D0
P4.1
LD1
LCD data output D1
P4.2
LD2
LCD data output D2
P4.3
LD3
LCD data output D3
Table-2
14.4 LCD RAM Mapping
The RAM region from 0xB000 to 0xBFFF totally 4K*16 is reserved for LCD display
buffer, user just need to copy the LCD display pattern data into this area then chip will
display the pattern on LCD panel automatically.
There is a special register LBUF to specify the LCD display buffer start address.
Calculating formula of start address
49152-(SEG numbe/16)*COM number => for B/W
49152-(SEG numbe/16)*COM number*2 => for 4 gray levels
NOTE:
SEG number must be the multiple by 8.
Ver: 1.2
21
July 22, 2005



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com