Electronic Components Datasheet Search
  English  ▼

X  

AT26F004 Datasheet(PDF) 22 Page - ATMEL Corporation

Part # AT26F004
Description  4-megabit 2.7-volt Only Serial Firmware DataFlash Memory
PDF  38 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  ATMEL [ATMEL Corporation]
Direct Link  http://www.atmel.com
Logo ATMEL - ATMEL Corporation

AT26F004 Datasheet(HTML) 22 Page - ATMEL Corporation

Back Button AT26F004 Datasheet HTML 18Page - ATMEL Corporation AT26F004 Datasheet HTML 19Page - ATMEL Corporation AT26F004 Datasheet HTML 20Page - ATMEL Corporation AT26F004 Datasheet HTML 21Page - ATMEL Corporation AT26F004 Datasheet HTML 22Page - ATMEL Corporation AT26F004 Datasheet HTML 23Page - ATMEL Corporation AT26F004 Datasheet HTML 24Page - ATMEL Corporation AT26F004 Datasheet HTML 25Page - ATMEL Corporation AT26F004 Datasheet HTML 26Page - ATMEL Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 22 / 38 page
background image
22
3588C–DFLASH–04/06
AT26F004
10.2
Write Status Register
The Write Status Register command is used to modify the SPRL bit of the Status Register.
Before the Write Status Register command can be issued, the Write Enable command must
have been previously issued to set the WEL bit in the Status Register to a logical “1”.
To issue the Write Status Register command, the CS pin must first be asserted and the opcode
of 01h must be clocked into the device. After the opcode has been clocked in, one byte of data
comprised of the SPRL bit value and seven don't care bits must be clocked in. Any additional
data bytes that are sent to the device will be ignored. When the CS pin is deasserted, the SPRL
bit in the Status Register will be modified, and the WEL bit in the Status Register will be reset
back to a logical “0”. The complete one byte of data must be clocked into the device before the
CS# pin is deasserted; otherwise, the device will abort the operation, the state of the SPRL bit
will not change, and the WEL bit in the Status Register will be reset back to the logical “0” state.
If the WP pin is asserted, then the SPRL bit can only be set to a logical “1”. If an attempt is made
to reset the SPRL bit to a logical “0” while the WP pin is asserted, then the Write Status Register
command will be ignored, and the WEL bit in the Status Register will be reset back to the logical
“0” state. In order to reset the SPRL bit to a logical “0”, the WP pin must be deasserted.
Figure 10-2. Write Status Register
SCK
CS
SI
SO
MSB
23
1
0
0000000
67
5
410 11
9
814 15
13
12
OPCODE
MSB
1
D
XXXXX
X
X
STATUS REGISTER IN
HIGH-IMPEDANCE



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com