LAN91C96IQFP datasheet(61/109 Pages) SMSC

61 / 109 page

Non-PCI Single-Chip Full Duplex Ethernet Controller

SMSC DS – LAN91C96I

Page 61

Rev. 03-28-07

DATASHEET

8.2

Typical Flow of Events for Transmit (Auto Release = 1)

S/W DRIVER

MAC SIDE

ISSUE ALLOCATE MEMORY FOR TX - N

BYTES - the MMU attempts to allocate N bytes

of RAM.

WAIT

FOR

SUCCESSFUL

COMPLETION

CODE - Poll until the ALLOC INT bit is set or

enable its mask bit and wait for the interrupt.

The TX packet number is now at the Allocation

Result Register.

LOAD TRANSMIT DATA - Copy the TX packet

number into the Packet Number Register. Write

the Pointer Register, then use a block move

operation from the upper layer transmit queue

into the Data Register.

ISSUE "ENQUEUE PACKET NUMBER TO TX

FIFO" - This command writes the number

present in the Packet Number Register into the

TX FIFO. The transmission is now enqueued.

No further CPU intervention is needed until a

transmit interrupt is generated.

The enqueued packet will be transferred to the

MAC block as a function of TXENA (nTCR) bit

and of the deferral process (1/2 duplex mode

only) state.

Transmit

pages

are

released

transmit

completion.

The MAC generates a TXEMPTY interrupt

upon a completion of a sequence of

enqueued packets.

If a TX failure occurs on any packets, TX

INT is generated and TXENA is cleared,

transmission sequence stops. The packet

number of the failure packet is presented at

the TX FIFO PORTS Register.

SERVICE INTERRUPT – Read Interrupt

Status Register, exit the interrupt service

routine.

Option 1) Release the packet.

Option 2) Check the transmit status in the

EPH STATUS Register, write the packet

number of the current packet to the Packet

Number Register, re-enable TXENA, then

go to step 4 to start the TX sequence again.

LAN91C96IQFP Datasheet(PDF) 61 Page - SMSC Corporation

LAN91C96IQFP Datasheet(HTML) 61 Page - SMSC Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL