Electronic Components Datasheet Search
  English  ▼

X  

CDCL1810 Datasheet(PDF) 4 Page - Texas Instruments

Click here to check the latest version.
Part # CDCL1810
Description  1.8V, 10 Output, High-Performance Clock Distributor
PDF  25 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  TI [Texas Instruments]
Direct Link  http://www.ti.com
Logo TI - Texas Instruments

CDCL1810 Datasheet(HTML) 4 Page - Texas Instruments

  CDCL1810 Datasheet HTML 1Page - Texas Instruments CDCL1810 Datasheet HTML 2Page - Texas Instruments CDCL1810 Datasheet HTML 3Page - Texas Instruments CDCL1810 Datasheet HTML 4Page - Texas Instruments CDCL1810 Datasheet HTML 5Page - Texas Instruments CDCL1810 Datasheet HTML 6Page - Texas Instruments CDCL1810 Datasheet HTML 7Page - Texas Instruments CDCL1810 Datasheet HTML 8Page - Texas Instruments CDCL1810 Datasheet HTML 9Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 4 / 25 page
background image
www.ti.com
DC ELECTRICAL CHARACTERISTICS
AC ELECTRICAL CHARACTERISTICS
CDCL1810
SLLS781A – FEBRUARY 2007 – REVISED MARCH 2007
Over recommended operating conditions (unless otherwise noted).
PARAMETER
TEST CONDITIONS
MIN
TYP
MAX
UNIT
All outputs enabled; VDD = VDD,typ
IVDD
Total current from digital 1.8V supply
212
mA
650MHz LVDS input
All outputs enabled; AVDD = VDD,typ
IAVDD
Total current from analog 1.8V supply
16
mA
650MHz LVDS input
VIL,CMOS
Low level CMOS input voltage
VDD = 1.8V
–0.2
0.6
V
VIH,CMOS
High level CMOS input voltage
VDD = 1.8V
VDD –0.6
VDD
V
IIL,CMOS
Low level CMOS input current
VDD = VDD,max, VIL = 0.0V
–120
µA
IIH,CMOS
High level CMOS input current
VDD = VDD,max, VIH = 1.9V
65
µA
Low level CMOS output voltage for the
VOL,SDA
Sink current = 3 mA
0
0.2VDD
V
SDA pin
IOL,CMOS
Low level CMOS output current
8
mA
Over recommended operating conditions (unless otherwise noted).
PARAMETER
TEST CONDITIONS
MIN
TYP
MAX
UNIT
Differential input impedance for
ZD,IN
90
132
Ω
the LVDS input terminals
VCM,IN
Common-mode voltage, LVDS
1125
1200
1375
mV
input
Single-ended LVDS input voltage
VS,IN
100
600
mVPP
swing
VD,IN
Differential LVDS input voltage
200
1200
mVPP
swing
tR,OUT,
Output signal rise/fall time
20%–80%
100
ps
tF,OUT
VCM,OUT
Common-mode voltage, CML
VDD – 0.31
VDD – 0.23
VDD – 0.19
V
outputs
VS,OUT
Single-ended CML output voltage
ac-coupled
180
230
280
mVPP
swing
VD,OUT
Differential CML output voltage
ac-coupled
360
460
560
mVPP
swing
FIN
Clock input frequency
650
MHz
FOUT
Clock output frequency
650
MHz
4
Submit Documentation Feedback



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com