TMS320C6421 datasheet(158/227 Pages) TI

158 / 227 page

www.ti.com

6.9 External Memory Interface (EMIF)

6.9.1

Asynchronous EMIF (EMIFA)

6.9.2

NAND (NAND, SmartMedia, xD)

TMS320C6421

Fixed-Point Digital Signal Processor

SPRS346B – JANUARY 2007 – REVISED APRIL 2007

C6421 supports several memory and external device interfaces, including:

• Asynchronous EMIF (EMIFA) for interfacing to NOR Flash, SRAM, etc.

• NAND Flash

The C6421 Asynchronous EMIF (EMIFA) provides an 8-bit data bus, an address bus width up to 24-bits,

and 4 chip selects, along with memory control signals. These signals are multiplexed between these

peripherals:

• EMIFA and NAND interfaces

• EMAC (RMII)

• GPIO

The EMIFA interface provides both the asynchronous EMIF and NAND interfaces. Four chip selects are

provided and each are individually configurable to provide either EMIFA or NAND support. The NAND

features supported are as follows.

• NAND flash on up to 4 asynchronous chip selects.

• 8-bit data bus width

• Programmable cycle timings.

• Performs ECC calculation.

• NAND Mode also supports SmartMedia and xD memory cards

• Boot ROM supports booting of the C6421 from NAND flash located at CS2

The memory map for EMIFA and NAND registers is shown in Table 6-23. For more details on the EMIFA

and NAND interfaces, the TMS320C642x DSP Peripherals Overview Reference Guide (literature number

SPRUEM3) and the TMS320C642x Asynchronous External Memory Interface (EMIF) User's Guide

(literature number SPRUEM7).

Peripheral Information and Electrical Specifications

158

Submit Documentation Feedback

TMS320C6421 Datasheet(PDF) 158 Page - Texas Instruments