Electronic Components Datasheet Search
  English  ▼

X  

TMS320C6421 Datasheet(PDF) 203 Page - Texas Instruments

Click here to check the latest version.
Part # TMS320C6421
Description  Fixed-Point Digital Signal Processor
PDF  227 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  TI [Texas Instruments]
Direct Link  http://www.ti.com
Logo TI - Texas Instruments

TMS320C6421 Datasheet(HTML) 203 Page - Texas Instruments

Back Button TMS320C6421 Datasheet HTML 199Page - Texas Instruments TMS320C6421 Datasheet HTML 200Page - Texas Instruments TMS320C6421 Datasheet HTML 201Page - Texas Instruments TMS320C6421 Datasheet HTML 202Page - Texas Instruments TMS320C6421 Datasheet HTML 203Page - Texas Instruments TMS320C6421 Datasheet HTML 204Page - Texas Instruments TMS320C6421 Datasheet HTML 205Page - Texas Instruments TMS320C6421 Datasheet HTML 206Page - Texas Instruments TMS320C6421 Datasheet HTML 207Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 203 / 227 page
background image
www.ti.com
MRCLK (Input)
1
2
MRXD3−MRXD0,
MRXDV, MRXER (Inputs)
1
MTCLK (Input)
MTXD3−MTXD0,
MTXEN (Outputs)
TMS320C6421
Fixed-Point Digital Signal Processor
SPRS346B – JANUARY 2007 – REVISED APRIL 2007
Table 6-59. Timing Requirements for EMAC MII Receive 10/100 Mbit/s (see Figure 6-38) (continued)
-400
-500
NO.
UNIT
-600
MIN
MAX
2
th(MRCLKH-MRXD)
Hold time, receive selected signals valid after MRCLK high
8
ns
Figure 6-38. EMAC Receive Interface Timing [MII Operation]
Table 6-60. Switching Characteristics Over Recommended Operating Conditions for EMAC MII Transmit
10/100 Mbit/s
(1) (see Figure 6-39)
-400
-500
NO.
UNIT
-600
MIN
MAX
1
td(MTCLKH-MTXD)
Delay time, MTCLK high to transmit selected signals valid
2
25
ns
(1)
Transmit selected signals include: MTXD3-MTXD0, and MTXEN.
Figure 6-39. EMAC Transmit Interface Timing [MII Operation]
6.15.3.2 EMAC RMII Electrical Data/Timing
The RMREFCLK pin is used to source a clock to the EMAC when it is configured for RMII operation. The
RMREFCLK frequency should be 50 MHz
±50 PPM with a duty cycle between 35% and 65%, inclusive.
Table 6-61. Timing Requirements for RMREFCLK - RMII Operation (see Figure 6-40)
-400
-500
NO.
PARAMETER
UNIT
-600
MIN
MAX
1
tc(RMREFCLK)
Cycle time, RMREFCLK(1)
TBD
ns
2
tw(RMREFCLKH)
Pulse duration, RMREFCLK high
7
13
ns
3
tw(RMREFCLKL)
Pulse duration, RMREFCLK low
7
13
ns
4
tt(RMREFCLK)
Transition time, RMREFCLK
TBD
ns
(1)
There is a clock ratio requirement between the system infrastructure clock, SYSCLK3, and the EMAC RMII reference clock,
RMREFCLK. For proper device operation, the SYSCLK3 frequency must be faster than 12.5 MHz.
Submit Documentation Feedback
Peripheral Information and Electrical Specifications
203



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com