TMS320C6421 datasheet(215/227 Pages) TI

215 / 227 page

www.ti.com

VLYNQ_CLK

VLYNQ_TXD[3:0]

VLYNQ_RXD[3:0]

Data

TMS320C6421

Fixed-Point Digital Signal Processor

SPRS346B – JANUARY 2007 – REVISED APRIL 2007

Table 6-80. Timing Requirements for Receive Data for the VLYNQ Module

(1) (see Figure 6-48)

-400

-500

NO.

UNIT

-600

MIN

MAX

RTM disabled, RTM sample = 3

1.75

Setup time, VLYNQ_RXD[3:0] valid before

tsu(RXDV-VCLKH)

VLYNQ_CLK high

RTM enabled

(1)

RTM disabled, RTM sample = 3

Hold time, VLYNQ_RXD[3:0] valid after

th(VCLKH-RXDV)

VLYNQ_CLK high

RTM enabled

(1)

The VLYNQ receive timing manager (RTM) is a serial receive logic designed to eliminate setup and hold violations that could occur in

traditional input signals. RTM logic automatically selects the setup and hold timing from one of eight data flops (see Table 6-81). When

RTM logic is disabled, the setup and hold timing from the default data flop (3) is used.

Table 6-81. RTM RX Data Flop Hold/Setup Timing

Constraints

RX Data Flop

HOLD (Y)

SETUP (X)

0.6

2.5

1.4

2.25

1.9

1.75

2.5

1.5

1.25

3.5

0.75

Figure 6-48. VLYNQ Transmit/Receive Timing

Submit Documentation Feedback

Peripheral Information and Electrical Specifications

215

TMS320C6421 Datasheet(PDF) 215 Page - Texas Instruments

TMS320C6421 Datasheet(HTML) 215 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL