| Electronic Components Datasheet Search |
|
PCD5002 Datasheet(PDF) 19 Page - NXP Semiconductors |
|
|
|||||||||||||||||||||||||||||
PCD5002 Datasheet(HTML) 19 Page - NXP Semiconductors |
|
19 / 48 page ![]() 1997 Jun 24 19 Philips Semiconductors Product specification Advanced POCSAG and APOC-1 Paging Decoder PCD5002 Fig.8 Message types. handbook, full pagewidth n bytes with acknowledge FROM MASTER FROM SLAVE A A S SLAVE ADDRESS R/W DATA A DATA A P S = START condition P = STOP condition A = Acknowledge N = Not acknowledge n bytes with acknowledge A S SLAVE ADDRESS R/W DATA DATA P A (a) (b) (c) R/W DATA SL. ADR. SL. ADR. R/W DATA 0 (write) 0 (write) 1 (read) 1 (read) index address index address n bytes with acknowledge n bytes with acknowledge change of direction N A AA INDEX INDEX A S S N P MLC250 (a) Master writes to slave. (b) Master reads from slave. (c) Combined format (shown: write plus read). 8.25 Decoder I2C-bus access All internal access to the PCD5002 takes place via the I2C-bus interface. For this purpose the internal registers, SRAM and EEPROM have been memory mapped and are accessed via an index register. Table 16 shows the index addresses of all internal blocks. Registers are addressed directly, while RAM and EEPROM are addressed indirectly via address pointers and I/O registers. Remark: The EEPROM memory map is non-contiguous and is organized as a matrix. The EEPROM address pointer contains both row and column indicators. Data written to read-only bits will be ignored. Values read from write-only bits are undefined and must be ignored. Each I2C-bus write message to the PCD5002 must start with its slave address, followed by the index address of the memory element to be accessed. An I2C-bus read message uses the last written index address as a data source. The different I2C-bus message types are shown in Fig.8. As a slave the PCD5002 cannot initiate bus transfers by itself. To prevent an external controller from having to monitor the operating status of the decoder, all important events generate an external interrupt on output INT. |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |