Electronic Components Datasheet Search
  English  ▼

X  

AWR1642 Datasheet(PDF) 49 Page - Texas Instruments

Click here to check the latest version.
Part # AWR1642
Description  AWRL6432 Single-Chip 57- to 64GHz Automotive Radar Sensor
PDF  75 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  TI1 [Texas Instruments]
Direct Link  http://www.ti.com
Logo TI1 - Texas Instruments

AWR1642 Datasheet(HTML) 49 Page - Texas Instruments

Back Button AWR1642 Datasheet HTML 45Page - Texas Instruments AWR1642 Datasheet HTML 46Page - Texas Instruments AWR1642 Datasheet HTML 47Page - Texas Instruments AWR1642 Datasheet HTML 48Page - Texas Instruments AWR1642 Datasheet HTML 49Page - Texas Instruments AWR1642 Datasheet HTML 50Page - Texas Instruments AWR1642 Datasheet HTML 51Page - Texas Instruments AWR1642 Datasheet HTML 52Page - Texas Instruments AWR1642 Datasheet HTML 53Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 49 / 75 page
background image
7.13.11.3 QSPI Switching Characteristics
NO.
PARAMETER
MIN
TYP
MAX
UNIT
Q1
tc(SCLK)
Cycle time, sclk
12.5
ns
Q2
tw(SCLKL)
Pulse duration, sclk low
Y*P – 3(1) (2)
ns
Q3
tw(SCLKH)
Pulse duration, sclk high
Y*P – 3(1) (2)
ns
Q4
td(CS-SCLK)
Delay time, sclk falling edge to cs active edge
–M*P – 1(2) (3)
–M*P + 2.5(2)
(3)
ns
Q5
td(SCLK-CS)
Delay time, sclk falling edge to cs inactive edge
N*P – 1(2) (3)
N*P + 2.5(2)
(3)
ns
Q6
td(SCLK-D1)
Delay time, sclk falling edge to d[1] transition
–2
4
ns
Q7
tena(CS-D1LZ)
Enable time, cs active edge to d[1] driven (lo-z)
–P – 4(2)
–P +1(2)
ns
Q8
tdis(CS-D1Z)
Disable time, cs active edge to d[1] tri-stated (hi-z)
–P – 4(2)
–P +1(2)
ns
Q9
td(SCLK-D1)
Delay time, sclk first falling edge to first d[1] transition
(for PHA = 0 only)
–2 – P(2)
4– P(2)
ns
Q12
tsu(D-SCLK)
Setup time, d[3:0] valid before falling sclk edge
5
ns
Q13
th(SCLK-D)
Hold time, d[3:0] valid after falling sclk edge
1
ns
Q14
tsu(D-SCLK)
Setup time, final d[3:0] bit valid before final falling
sclk edge
5 — P(2)
ns
Q15
th(SCLK-D)
Hold time, final d[3:0] bit valid after final falling sclk
edge
1 + P(2)
ns
(1)
The Y parameter is defined as follows: If DCLK_DIV is 0 or ODD then, Y equals 0.5. If DCLK_DIV is EVEN then, Y equals
(DCLK_DIV/2) / (DCLK_DIV+1). For best performance, it is recommended to use a DCLK_DIV of 0 or ODD to minimize the duty cycle
distortion. All required details about clock division factor DCLK_DIV can be found in the device-specific Technical Reference Manual.
(2)
P = SCLK period in ns.
(3)
M = QSPI_SPI_DC_REG.DDx + 1, N = 2
Figure 7-18. QSPI Read (Clock Mode 0)
www.ti.com
AWRL6432
SWRS295A – DECEMBER 2022 – REVISED MARCH 2024
Copyright © 2024 Texas Instruments Incorporated
Submit Document Feedback
49
Product Folder Links: AWRL6432



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com