Electronic Components Datasheet Search
  English  ▼

X  

PC3S12XEP100J1MVLR Datasheet(PDF) 85 Page - Freescale Semiconductor, Inc

Part # PC3S12XEP100J1MVLR
Description  Microcontrollers
PDF  1036 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  FREESCALE [Freescale Semiconductor, Inc]
Direct Link  http://www.freescale.com
Logo FREESCALE - Freescale Semiconductor, Inc

PC3S12XEP100J1MVLR Datasheet(HTML) 85 Page - Freescale Semiconductor, Inc

Back Button PC3S12XEP100J1MVLR Datasheet HTML 81Page - Freescale Semiconductor, Inc PC3S12XEP100J1MVLR Datasheet HTML 82Page - Freescale Semiconductor, Inc PC3S12XEP100J1MVLR Datasheet HTML 83Page - Freescale Semiconductor, Inc PC3S12XEP100J1MVLR Datasheet HTML 84Page - Freescale Semiconductor, Inc PC3S12XEP100J1MVLR Datasheet HTML 85Page - Freescale Semiconductor, Inc PC3S12XEP100J1MVLR Datasheet HTML 86Page - Freescale Semiconductor, Inc PC3S12XEP100J1MVLR Datasheet HTML 87Page - Freescale Semiconductor, Inc PC3S12XEP100J1MVLR Datasheet HTML 88Page - Freescale Semiconductor, Inc PC3S12XEP100J1MVLR Datasheet HTML 89Page - Freescale Semiconductor, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 85 / 1036 page
background image
Chapter 2 Port Integration Module (S12XEPIMV1)
MC9S12XE-Family Reference Manual Rev. 1.07
Freescale Semiconductor
85
2.2
External Signal Description
This section lists and describes the signals that do connect off-chip.
Table 2-1 shows all the pins and their functions that are controlled by the Port Integration Module. Refer
to the SOC Guide for the availability of the individual pins in the different package options.
NOTE
If there is more than one function associated with a pin, the priority is
indicated by the position in the table from top (highest priority) to bottom
(lowest priority).
Table 2-1. Pin Functions and Priorities
Port
Pin Name
Pin Function
& Priority1
I/O
Description
Pin Function
after Reset
-
BKGD
MODC 2
I
MODC input during RESET
BKGD
BKGD
I/O S12X_BDM communication pin
A
PA[7:0]
ADDR[15:8]
mux
IVD[15:8] 3
O
High-order external bus address output
(multiplexed with IVIS data)
Mode
dependent 4
GPIO
I/O General-purpose I/O
B
PB[7:1]
ADDR[7:1]
mux
IVD[7:1] 3
O
Low-order external bus address output
(multiplexed with IVIS data)
Mode
dependent 4
GPIO
I/O General-purpose I/O
PB[0]
ADDR[0]
mux
IVD0 3
O
Low-order external bus address output
(multiplexed with IVIS data)
UDS
O
Upper data strobe
GPIO
I/O General-purpose I/O
C
PC[7:0]
DATA[15:8]
I/O High-order bidirectional data input/output
Configurable for reduced input threshold
Mode
dependent 4
GPIO
I/O General-purpose I/O
D
PD[7:0]
DATA[7:0]
I/O Low-order bidirectional data input/output
Configurable for reduced input threshold
Mode
dependent 4
GPIO
I/O General-purpose I/O



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com