Electronic Components Datasheet Search
  English  ▼

X  

KS8993ML Datasheet(PDF) 2 Page - Micrel Semiconductor

Part # KS8993ML
Description  Integrated 3-Port 10/100 Managed Integrated 3-Port 10/100 Managed
PDF  85 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  MICREL [Micrel Semiconductor]
Direct Link  http://www.micrel.com
Logo MICREL - Micrel Semiconductor

KS8993ML Datasheet(HTML) 2 Page - Micrel Semiconductor

  KS8993ML Datasheet HTML 1Page - Micrel Semiconductor KS8993ML Datasheet HTML 2Page - Micrel Semiconductor KS8993ML Datasheet HTML 3Page - Micrel Semiconductor KS8993ML Datasheet HTML 4Page - Micrel Semiconductor KS8993ML Datasheet HTML 5Page - Micrel Semiconductor KS8993ML Datasheet HTML 6Page - Micrel Semiconductor KS8993ML Datasheet HTML 7Page - Micrel Semiconductor KS8993ML Datasheet HTML 8Page - Micrel Semiconductor KS8993ML Datasheet HTML 9Page - Micrel Semiconductor Next Button
Zoom Inzoom in Zoom Outzoom out
 2 / 85 page
background image
Micrel, Inc.
KS8993M/ML/MI
April 2005
2
M9999-041205
Features
• Proven Integrated 3-Port 10/100 Ethernet Switch
– 2nd generation switch with three MACs and two
PHYs fully compliant to IEEE 802.3u standard
– Non-blocking switch fabric assures fast packet
delivery by utilizing a 1K MAC address lookup table
and a store-and-forward architecture
– Full duplex IEEE 802.3x flow control (pause) with
force mode option
– Half-duplex back pressure flow control
– Automatic MDI/MDI-X crossover with disable and
enable option
– 100BASE-FX support on port 1
– MII interface supports both MAC mode and PHY
mode
– 7-wire serial network interface (SNI) support for
legacy MAC
– Comprehensive LED Indicator support for link,
activity, full/half duplex and 10/100 speed
• Comprehensive Configuration Register Access
– Serial management interface (SMI) to all internal
registers
– MII management (MIIM) interface to PHY registers
– SPI and I
2C Interface to all internal registers
– I/0 Pins strapping and EEPROM to program
selective registers in unmanaged switch mode
– Control registers configurable on the fly (port-
priority, 802.1p/d/q, AN…)
• QoS/CoS Packet Prioritization Support
– Per port, 802.1p and DiffServ-based
– Re-mapping of 802.1p priority field per port basis
• Advanced Switch Features
– IEEE 802.1q VLAN support for up to 16 groups
(full-range of VLAN ID)
– VLAN ID tag/untag options, per port basis
– IEEE 802.1p/q tag insertion or removal on a per
port basis (egress)
– Programmable rate limiting from 0Mbps to
100Mbps at the ingress and egress port, rate options
for high and low priority per port basis
– Broadcast storm protection with % control (global
and per port basis)
– IEEE 802.1d spanning tree protocol support
– Upstream special tagging mode to inform the
processor which ingress port receives the packet
– IGMP v1/v2 snooping support for multicast packet
filtering
– Double-tagging support
• Switch Management Features
– Port mirroring/monitoring/sniffing: ingress and/or
egress traffic to any port or MII
– MIB counters for fully compliant statistics
gathering, 34 MIB counters per port
– Loopback modes for remote diagnostic of failure
• Low Power Dissipation: <0.8 Watts (includes PHY
transmit drivers)
– Full-chip hardware power-down (register
configuration not saved)
– Per port based software power-save on PHY (idle
link detection, register configuration preserved)
– 0.18um CMOS technology
– Voltages: Core 1.8V
I/O and Transceiver 3.3V
Use K8993ML for 3.3V only operation
• Industrial Temperature Range: –40
oC to +85oC
• Available in128-Pin PQFP
Applications
• Universal Solutions
– Broadband gateway / Firewall / VPN
– Integrated DSL or cable modem multi-port router
– Wireless LAN access point + gateway
– Residential and enterprise VoIP gateway/phone
– Set-top/game box
– Home networking expansion
– Standalone 10/100 switch
– FTTx customer premises equipment
– Fiber broadband gateway
• Upgradeable Solutions
(1)
– Unmanaged switch with future option to migrate to
a managed solution
– Single PHY alternative with future expansion
option for two ports
• Industrial Solutions
– Applications requiring port redundancy and port
monitoring
– Sensor devices in redundant ring topology
Note:
1. The cost and time of PCB re-spin.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com