| Electronic Components Datasheet Search |
|
ST16C554D Datasheet(PDF) 32 Page - Exar Corporation |
|
|
|||||||||||||||||||||||||||||
ST16C554D Datasheet(HTML) 32 Page - Exar Corporation |
|
32 / 39 page ![]() ST16C554/554D 32 2.97V TO 5.5V QUAD UART WITH 16-BYTE FIFO REV. 4.0.1 FIGURE 18. TRANSMIT READY & INTERRUPT TIMING [NON-FIFO MODE] FOR CHANNELS A-D FIGURE 19. RECEIVE READY & INTERRUPT TIMING [FIFO MODE, DMA DISABLED] FOR CHANNELS A-D TX TXRDY# IOW# INT* D0:D7 Start Bit D0:D7 Stop Bit D0:D7 T WT TXNonFIFO T WT T WT T WRI T WRI T WRI T SRT T SRT T SRT *INT is cleared when the ISR is read or when data is loaded into the THR. ISR is read ISR is read ISR is read (Loading data into THR) (Unloading) IER[1] enabled RX RXRDY# IOR# INT D0:D7 S T SSR RXINTDMA# RX FIFO fills up to RX Trigger Level or RX Data Timeout RX FIFO drops below RX Trigger Level FIFO Empties First Byte is Received in RX FIFO D0:D7 S D0:D7 T D0:D7 S D0:D7 S T D0:D7 S T T D0:D7 S T Start Bit Stop Bit T RR T RRI T SSI (Reading data out of RX FIFO) |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |