Note 1: System requirement.

Note 2: Operating current during I2C communication at 1MHz with < 25ns rise and fall times on SDA and SCL.

Note 3: All I2C timing values are referred to VIH(MIN) and VIL(MAX) levels.

Note 4: Guaranteed by design and/or characterization only. Not production tested.

Note 5: The I-V characteristic is linear for voltages less than 1V.

Note 6: I/O pins of the DS28C16 do not obstruct the SDA and SCL lines if VCC is switched off.

Note 7: tLOW min = tHD:DAT max + 200ns for rise or fall time + tSU:DAT min. Values greater than these can be accommodated by

extending tLOW accordingly.

Note 8: The DS28C16 provides a hold time of at least 100ns for the SDA signal (referenced to the VIH(MIN) of the SCL signal) to bridge

the undefined region of the falling edge of SCL.

Note 9: The DS28C16 can be used in a standard-mode I2C-bus system, but the requirement tSU:DAT ≥ 250ns must then be met. Also,

the acknowledge timing must meet this setup time (I2C bus specification Rev. 03, 19 June 2007).

Note 10: CB = Total capacitance of one bus line in pF. The maximum bus capacitance allowable may vary from this value depending

on the actual operating voltage and frequency of the application (I2C bus specification Rev. 03, 19 June 2007).

Note 11: I2C communication should not take place for at least tOSCWUP after VCC reaches VCC(MIN).

Note 12: Write-cycle endurance is tested in compliance with JESD47H.

Note 13: Data retention is tested in compliance with JESD47H.

DS28C16

I2C Low-Voltage SHA-3 Authenticator

www.analog.com

Analog Devices | 4