Electronic Components Datasheet Search
  English  ▼

X  

AD5941 Datasheet(PDF) 17 Page - Analog Devices

Part # AD5941
Description  High Precision, Impedance, and Electrochemical Front End
PDF  143 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  AD [Analog Devices]
Direct Link  http://www.analog.com
Logo AD - Analog Devices

AD5941 Datasheet(HTML) 17 Page - Analog Devices

Back Button AD5941 Datasheet HTML 13Page - Analog Devices AD5941 Datasheet HTML 14Page - Analog Devices AD5941 Datasheet HTML 15Page - Analog Devices AD5941 Datasheet HTML 16Page - Analog Devices AD5941 Datasheet HTML 17Page - Analog Devices AD5941 Datasheet HTML 18Page - Analog Devices AD5941 Datasheet HTML 19Page - Analog Devices AD5941 Datasheet HTML 20Page - Analog Devices AD5941 Datasheet HTML 21Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 17 / 143 page
background image
Data Sheet
AD5940/AD5941
SPECIFICATIONS
analog.com
Rev. D | 17 of 143
log2 ((2 × Input Range)/RMS Noise)
(1)
where:
Input Range is the input voltage range to the ADC.
RMS Noise is the rms of the noise.
To calculate the peak-to-peak effective bits, use the following equation:
log2 ((2 × Input Range)/(6.6 × RMS Noise))
(2)
Table 3. ADC Effective Bits Based on RMS Noise
Update Rate (Hz)
Sinc3
OSR
Sinc2 OSR
Gain = 1
Gain = 1.5
Gain = 2
Gain = 4
Gain = 9
Settling Time1 Settling Time2
200,000
4
Not applicable 14.6 (11.9 p‑p) 15 (12.4 p-p)
14.95 (12.23
p‑p)
14.95 (12.23
p‑p)
14.9 (12.15
p‑p)
16.25 μs
16.25 μs
9090
4
22
15 (13.18 p‑p) 15 (13.8 p-p)
15 (14.09 p‑p)
15 (13.73 p‑p)
15 (13.15 p‑p)
236.25 μs
236.25 μs
900
5
178
15 (13.47 p‑p) 15 (13.96 p‑p) 15 (13.8 p‑p)
15 (13.79 p‑p)
15 (15 p-p)
2.245 ms
37 ms
1 Settling time except for 50 Hz and 60 Hz notch filter enables.
2 Settling time including 50 Hz and 60 Hz notch filter enables.
SPI TIMING SPECIFICATIONS
MOSI and MISO are launched on the falling edge of SCLK and sampled on the rising edge of SCLK by the host and the AD5940/AD5941,
respectively. IOVDD = 2.8 V − 3.6 V and 1.8 V ±10%, unless otherwise noted.
Table 4.
Parameter
Time
Unit
Description
t1
190
ns maximum
CS falling edge to MISO setup time
t2
5
ns minimum
CS low to SCLK setup time
t3
40
ns minimum
SCLK high time
t4
40
ns minimum
SCLK low time
t5
62.5
ns minimum
SCLK period
t6
27
ns maximum
SCLK falling edge to MISO delay
t7
5
ns minimum
MOSI to SCLK rising edge setup time
t8
5
ns minimum
MOSI to SCLK rising edge hold time
t9
19
ns minimum
SCLK falling edge to hold time CS
t10
80
ns minimum
CS high time
tWK
22
μs typical
AD5940/AD5941 wake-up time (not shown in Figure 3)
SPI Timing Diagram
Figure 3. SPI Interface Timing Diagram



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com