TDA8003TSSLASHC2 datasheet(12/24 Pages) PHILIPS

12 / 24 page

2000 Apr 20

Philips Semiconductors

Product speciﬁcation

I2C-bus SIM card interface

TDA8003TS

Protections

The following main hardware fault conditions are

monitored by the circuit:

• Short circuits between VCC and other contacts

• Card take-off during transaction

• Supply drop-out.

When one of these problems is detected during a card

session, the security logic block pulls SIMERR to LOW, to

warn the microcontroller and initiates an automatic

deactivation of the contacts (see Fig.6).

I/O circuit

The Idle state is realized by both I/O and SIMI/O being

pulled HIGH (via a 10 k

Ω pull-up resistor from I/O to VCC

and via a 20 k

Ω pull-up resistor from SIMI/O to VDDI).

I/O is referenced to VCC and SIMI/O to VDDI, thus allowing

operation with VCC ≠ VDD ≠ VDDI.

When configuration bit I/OEN is logic 0, then I/O and

SIMI/O are independent, which allows parallelization of

several TDA8003TS with only one I/O line on the

microcontroller side (up to 4 different I2C-bus addresses).

When bit I/OEN is logic 1, then the data transmission

between I/O and SIMI/O is enabled.

The first side on which a falling edge occurs becomes the

master. An anti-latch circuit disables the detection of falling

edges on the other side, which becomes a slave.

After a delay time td (<500 ns) on the falling edge, the

N transistor on the slave side is turned on, thus

transmitting the logic 0 present on the master side.

When the master goes back to logic 1, the P transistor on

the slave side is turned on during td, and then both sides

return to their Idle states.

The maximum frequency on these lines is 1 MHz.

Fig.6 Emergency deactivation.

handbook, full pagewidth

MGR439

SIMERR

START

status readout

RST

I/O

VCC

CLK

TDA8003TS/C2 Datasheet(PDF) 12 Page - NXP Semiconductors

TDA8003TS/C2 Datasheet(HTML) 12 Page - NXP Semiconductors

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24

Datasheet Download

Link URL