Electronic Components Datasheet Search
  English  ▼

X  

SPSB100 Datasheet(PDF) 125 Page - STMicroelectronics

Part # SPSB100
Description  Automotive power management IC for highly integrated processors
PDF  214 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  STMICROELECTRONICS [STMicroelectronics]
Direct Link  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

SPSB100 Datasheet(HTML) 125 Page - STMicroelectronics

Back Button SPSB100 Datasheet HTML 121Page - STMicroelectronics SPSB100 Datasheet HTML 122Page - STMicroelectronics SPSB100 Datasheet HTML 123Page - STMicroelectronics SPSB100 Datasheet HTML 124Page - STMicroelectronics SPSB100 Datasheet HTML 125Page - STMicroelectronics SPSB100 Datasheet HTML 126Page - STMicroelectronics SPSB100 Datasheet HTML 127Page - STMicroelectronics SPSB100 Datasheet HTML 128Page - STMicroelectronics SPSB100 Datasheet HTML 129Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 125 / 214 page
background image
Bit
Name
Description
1111: 31 V
11 FBB_OV_EW_TH_2
10 FBB_OV_EW_TH_1
9
FBB_OV_EW_TH_0
8
FBB_UV_EW_TH_3
FBB undervoltage early warning threshold.
At FBB < FBB_UV_EW_TH, an interrupt is generated on IRQ pin and status bit FBB_UV_EW in
SR4 is set (in active mode)
0000: (default) feature deactivated
0001: 5 V
... (0.25 V step)
1111: 8.5 V
Table 75. DCR3 (0x03) LSB
Bit 7
Bit 6
Bit 5
Bit 4
Bit 3
Bit 2
Bit 1
Bit 0
0 (R/W)
0 (R/W)
0 (R/W)
0 (R/W)
0 (R/W)
0 (R/W)
0 (R/W)
0 (R/W)
FBB_UV_EW_TH_2
FBB_UV_EW_TH_1
FBB_UV_EW_TH_0
SPI_PROTECT_ACCESS
CRC3
CRC2
CRC1
CRC0
FBB undervoltage
early warning
threshold bit 2
FBB undervoltage
early warning
threshold bit 1
FBB undervoltage
early warning
threshold bit 0
SPI protect access bit
Cyclic
redundancy
checking bit
3
Cyclic
redundancy
checking bit
2
Cyclic
redundancy
checking bit
1
Cyclic
redundancy
checking bit
0
Table 76. DCR3 (0x03) LSB description
Bit
Name
Description
7
FBB_UV_EW_TH_2
6
FBB_UV_EW_TH_1
5
FBB_UV_EW_TH_0
4
SPI_PROTECT_ACCESS
1: Allows write access to protected SPI bits on next write SPI frame
This bit is automatically cleared on the next write SPI frame but can be read high before the
next write SPI frame
0: Access to protected SPI bits is blocked
3
CRC 3
2
CRC 2
1
CRC 1
0
CRC 0
Table 77. DCR4 (0x04) MSB
Bit 23
Bit 22
Bit 21
Bit 20
Bit 19
Bit 18
Bit 17
Bit 16
- (R0)
1 (R/W)
0 (R/W)
0 (R/W)
0 (R/W)
0 (R/W)
0 (R/W)
0 (R/W)
RES
BOOST_DSMON_TH_2
BOOST_DSMON_TH_1
BOOST_DSMON_TH_0
SWDBG_EXIT
VS_UV_EW_TH_4
VS_UV_EW_TH_3
VS_UV_EW_TH_2
Reserved
BOOST monitor
threshold bit 2
BOOST monitor
threshold bit 1
BOOST monitor
threshold bit 0
Software
debug exit bit
VS undervoltage
early warning
threshold bit 4
VS undervoltage
early warning
threshold bit 3
VS undervoltage
early warning
threshold bit 2
Table 78. DCR4 (0x04) MSB description
Bit
Name
Description
23
RES
Reserved
SPSB100
SPI registers
DS14640 - Rev 1
page 125/214



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com