| Electronic Components Datasheet Search |
|
CS42448 Datasheet(PDF) 20 Page - Cirrus Logic |
|
|
|||||||||||||||||||||||||||||
CS42448 Datasheet(HTML) 20 Page - Cirrus Logic |
|
20 / 64 page ![]() 20 DS648F2 CS42448 SWITCHING CHARACTERISTICS - AUX PORT (Inputs: Logic 0 = DGND, Logic 1 = VLS.) Parameters Symbol Min Max Units Master Mode Output Sample Rate (AUX_LRCK) All Speed Modes Fs - ADC_LRCK kHz AUX_SCLK Frequency - 64 ·ADC_LRCK kHz AUX_SCLK Duty Cycle 45 55 % AUX_LRCK Edge to SCLK Rising Edge tlcks -5 ns AUX_SDIN Setup Time Before SCLK Rising Edge tds 3- ns AUX_SDIN Hold Time After SCLK Rising Edge tdh 5- ns AUX_SDIN AUX_SCLK AUX_LRCK t sckh t sckl t lcks t ds MSB t dh MSB-1 Figure 7. Serial Audio Interface Slave Mode Timing |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |