| Electronic Components Datasheet Search |
|
STAC9227 Datasheet(PDF) 55 Page - Integrated Device Technology |
|
|
|||||||||||||||||||||||||||||
STAC9227 Datasheet(HTML) 55 Page - Integrated Device Technology |
|
55 / 237 page ![]() STAC9227/9228/9229/9230 8-CHANNEL HIGH DEFINITION AUDIO CODEC PC AUDIO IDT™ 8-CHANNEL HIGH DEFINITION AUDIO CODEC 55 STAC9227/9228/9229/9230V 1.0 MARCH 2007 IDT CONFIDENTIAL 6.2.25. AFG DMic [2] OD2 RW 0x0 GPIO2 Drive Mode; 0 = push-pull (drive 0 and 1), 1 = open drain (drive 0, float for 1). [1] OD1 RW 0x0 GPIO1 Drive Mode; 0 = push-pull (drive 0 and 1), 1 = open drain (drive 0, float for 1). [0] OD0 RW 0x0 GPIO0 Drive Mode; 0 = push-pull (drive 0 and 1), 1 = open drain (drive 0, float for 1). Table 61. AFG DMic Command Verb Format Verb ID Payload Response Get FF0 00 See bitfield table. Set1 7F0 See bits [7:0] of bitfield table. 0000_0000h Table 62. AFG DMic Command Response Format Bit Bitfield Name RW Reset Description [31:4] Rsvd R 0x0 Reserved [3:2] PhAdj RW 0x0 Selects what phase of the DigMic clock the data should be latched: 0 = rising edge 1 = center of high 2 = falling edge 3 = center of low [1:0] Rate RW 0x2 Selects the DigMic rate: 0 = 4.704 MHz 1 = 3.528 MHz 2 = 2.352 MHz 3 = 1.176 MHz Table 60. AFG GPIODrive Command Response Format Bit Bitfield Name RW Reset Description |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |