Electronic Components Datasheet Search
  English  ▼

X  

STAC9227 Datasheet(PDF) 55 Page - Integrated Device Technology

Part # STAC9227
Description  8-CHANNEL HIGH DEFINITION AUDIO CODEC
PDF  237 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  IDT [Integrated Device Technology]
Direct Link  http://www.idt.com
Logo IDT - Integrated Device Technology

STAC9227 Datasheet(HTML) 55 Page - Integrated Device Technology

Back Button STAC9227 Datasheet HTML 51Page - Integrated Device Technology STAC9227 Datasheet HTML 52Page - Integrated Device Technology STAC9227 Datasheet HTML 53Page - Integrated Device Technology STAC9227 Datasheet HTML 54Page - Integrated Device Technology STAC9227 Datasheet HTML 55Page - Integrated Device Technology STAC9227 Datasheet HTML 56Page - Integrated Device Technology STAC9227 Datasheet HTML 57Page - Integrated Device Technology STAC9227 Datasheet HTML 58Page - Integrated Device Technology STAC9227 Datasheet HTML 59Page - Integrated Device Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 55 / 237 page
background image
STAC9227/9228/9229/9230
8-CHANNEL HIGH DEFINITION AUDIO CODEC
PC AUDIO
IDT™
8-CHANNEL HIGH DEFINITION AUDIO CODEC
55
STAC9227/9228/9229/9230V 1.0 MARCH 2007
IDT CONFIDENTIAL
6.2.25. AFG DMic
[2]
OD2
RW
0x0
GPIO2 Drive Mode;
0 = push-pull (drive 0 and 1),
1 = open drain (drive 0, float for 1).
[1]
OD1
RW
0x0
GPIO1 Drive Mode;
0 = push-pull (drive 0 and 1),
1 = open drain (drive 0, float for 1).
[0]
OD0
RW
0x0
GPIO0 Drive Mode;
0 = push-pull (drive 0 and 1),
1 = open drain (drive 0, float for 1).
Table 61. AFG DMic
Command Verb Format
Verb ID
Payload
Response
Get
FF0
00
See bitfield table.
Set1
7F0
See bits [7:0] of bitfield table.
0000_0000h
Table 62. AFG DMic
Command Response Format
Bit
Bitfield Name
RW
Reset
Description
[31:4]
Rsvd
R
0x0
Reserved
[3:2]
PhAdj
RW
0x0
Selects what phase of the DigMic clock the
data should be latched:
0 = rising edge
1 = center of high
2 = falling edge
3 = center of low
[1:0]
Rate
RW
0x2
Selects the DigMic rate:
0 = 4.704 MHz
1 = 3.528 MHz
2 = 2.352 MHz
3 = 1.176 MHz
Table 60. AFG GPIODrive
Command Response Format
Bit
Bitfield Name
RW
Reset
Description



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com