PM7366-PI datasheet(231/286 Pages) PMC

231 / 286 page

RELEASED

PM7366 FREEDM-8

DATA SHEET

PMC-1970930

ISSUE 4

FRAME ENGINE AND DATA LINK MANAGER

PROPRIETARY AND CONFIDENTIAL TO PMC-SIERRA,INC., AND FOR ITS CUSTOMERS’ INTERNAL USE

218

Bit

Type

Function

Default

Bit 31

R/W

PERR

Bit 30

R/W

SERR

Bit 29

R/W

MABT

Bit 28

R/W

RTABT

Bit 27

R/W

TABT

Bit 26

DVSLT[1]

Bit 25

DVSLT[0]

Bit 24

R/W

DPR

Bit 23

FBTBE

Bit 22

Bit 16

Reserved

00H

Bit 15

Bit 10

Reserved

00H

Bit 9

FBTBEN

Bit 8

R/W

SERREN

Bit 7

ADSTP

Bit 6

R/W

PERREN

Bit 5

VGASNP

Bit 4

MWAI

Bit 3

SPCEN

Bit 2

R/W

MSTREN

Bit 1

R/W

MCNTRL

Bit 0

IOCNTRL

The lower 16 bits of this register make up the Command register which provides basic control

over the GPIC's ability to respond to PCI accesses. When a 0 is written to all bits in the command

accesses. The upper 16-bits is used to record status information for PCI bus related events.

Reads to the status portion of this register behave normally. Writes are slightly different in that bits

PM7366-PI Datasheet(PDF) 231 Page - PMC-Sierra, Inc

PM7366-PI Datasheet(HTML) 231 Page - PMC-Sierra, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL