Electronic Components Datasheet Search
  English  ▼

X  

PM7366-PI Datasheet(PDF) 240 Page - PMC-Sierra, Inc

Part # PM7366-PI
Description  FRAME ENGINE AND DATA LINK MANAGER
PDF  286 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  PMC [PMC-Sierra, Inc]
Direct Link  http://www.pmc-sierra.com
Logo PMC - PMC-Sierra, Inc

PM7366-PI Datasheet(HTML) 240 Page - PMC-Sierra, Inc

Back Button PM7366-PI Datasheet HTML 236Page - PMC-Sierra, Inc PM7366-PI Datasheet HTML 237Page - PMC-Sierra, Inc PM7366-PI Datasheet HTML 238Page - PMC-Sierra, Inc PM7366-PI Datasheet HTML 239Page - PMC-Sierra, Inc PM7366-PI Datasheet HTML 240Page - PMC-Sierra, Inc PM7366-PI Datasheet HTML 241Page - PMC-Sierra, Inc PM7366-PI Datasheet HTML 242Page - PMC-Sierra, Inc PM7366-PI Datasheet HTML 243Page - PMC-Sierra, Inc PM7366-PI Datasheet HTML 244Page - PMC-Sierra, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 240 / 286 page
background image
RELEASED
PM7366 FREEDM-8
DATA SHEET
PMC-1970930
ISSUE 4
FRAME ENGINE AND DATA LINK MANAGER
PROPRIETARY AND CONFIDENTIAL TO PMC-SIERRA,INC., AND FOR ITS CUSTOMERS’ INTERNAL USE
227
Table 27 – Test Mode Register Memory Map
Address TA[10:0]
Register
0x000 - 0x7FC
Normal Mode Registers
0x800 - 0x83C
Reserved
0x840 - 0x87C
GPIC Test Registers
0x880 - 0x8FC
Reserved
0x900 - 0x9FC
RCAS Test Registers
0xA00 - 0xA3C
RHDL Test Registers
0xA40 - 0xA7C
Reserved
0xA80 - 0xAFC
RMAC Test Registers
0xB00 - 0xB7C
TMAC Test Registers
0xB80 - 0xBBC
THDL Test Registers
0xBC0 - 0xBFF
Reserved
0xC00 - 0xCFC
TCAS Test Registers
0xD00 - 0xD1C
PMON Test Registers
0xD20 - 0xFFF
Reserved
Notes on Test Mode Register Bits:
1. Writing values into unused register bits has no effect. However, to ensure software
compatibility with future, feature-enhanced versions of the product, unused register bits must
be written with logic zero. Reading back unused bits can produce either a logic one or a logic
zero; hence unused register bits should be masked off by software when read.
2. Writable test mode register bits are not initialized upon reset unless otherwise noted.
12.2 JTAG Test Port
The FREEDM-8 JTAG Test Access Port (TAP) allows access to the TAP controller and the 4 TAP
registers: instruction, bypass, device identification and boundary scan. Using the TAP, device
input logic levels can be read, device outputs can be forced, the device can be identified and the
device scan path can be bypassed. For more details on the JTAG port, please refer to the
Operations section.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com