PM7366-PI datasheet(263/286 Pages) PMC

263 / 286 page

RELEASED

PM7366 FREEDM-8

DATA SHEET

PMC-1970930

ISSUE 4

FRAME ENGINE AND DATA LINK MANAGER

PROPRIETARY AND CONFIDENTIAL TO PMC-SIERRA,INC., AND FOR ITS CUSTOMERS’ INTERNAL USE

250

framing bit. The most significant bit of each time-slot is transmitted first (B1 in Figure 26). The

least significant bit of each time-slot is transmitted last (B8 in Figure 26). The TD[n] bit (B8 of

TS24) before the framing bit is the least significant bit of time-slot 24. In Figure 26, the quiescent

period is shown to be a low level on TCLK[n]. A high level, effected by extending the high phase

of bit B8 of time-slot TS24, is equally acceptable. In channelised T1 mode, TCLK[n] can only be

gapped during the framing bit. It must be active continuously at 1.544MHz during all time-slot bits.

Time-slots that are not provisioned to belong to any channel (PROV bit in the corresponding word

of the transmit channel provision RAM in the TCAS block set low) transmit the contents of the Idle

Fill Time-slot Data register.

Figure 26 – Channelised T1 Transmit Link Timing

TCLK[n]

TD[n]

B7 B8

B1 B2 B3 B4 B5 B6 B7 B8 B1 B2 B3

TS 24

TS 1

TS 2

The timing relationship of the transmit clock (TCLK[n]) and data (TD[n]) signals of a channelised

E1 link is shown in Figure 27. The transmit data stream is an E1 frame with a singe framing byte

(FAS/NFAS in Figure 27) followed by octet bound time-slots 1 to 31. TCLK[n] is held quiescent

during the framing byte. The most significant bit of each time-slot is transmitted first (B1 in Figure

27). The least significant bit of each time-slot is transmitted last (B8 in Figure 27). The TD[n] bit

(B8 of TS31) before the framing byte is the least significant bit of time-slot 31. In Figure 27, the

quiescent period is shown to be a low level on TCLK[n]. A high level, effected by extending the

high phase of bit B8 of time-slot 31, is equally acceptable. In channelised E1 mode, TCLK[n] can

only be gapped during the framing byte. It must be active continuously at 2.048 MHz during all

time-slot bits. Time-slots that are not provisioned to belong to any channel (PROV bit in the

corresponding word of the transmit channel provision RAM in the TCAS block set low) transmit

the contents of the Idle Time-slot Fill Data register.

Figure 27 – Channelised E1 Transmit Link Timing

TCLK[n]

TD[n]

B6 B7

B2 B3

TS 31

FAS / NFAS

TS 1

B4 B5 B6 B7 B8 B1 B2 B3 B4

TS 2

14.3 PCI Interface

A PCI burst read cycle is shown In Figure 28. The cycle is valid for target and initiator accesses.

The target is responsible for incrementing the address during the data burst. The 'T' symbol

PM7366-PI Datasheet(PDF) 263 Page - PMC-Sierra, Inc

PM7366-PI Datasheet(HTML) 263 Page - PMC-Sierra, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL