Electronic Components Datasheet Search
  English  ▼

X  

PM7366-PI Datasheet(PDF) 276 Page - PMC-Sierra, Inc

Part # PM7366-PI
Description  FRAME ENGINE AND DATA LINK MANAGER
PDF  286 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  PMC [PMC-Sierra, Inc]
Direct Link  http://www.pmc-sierra.com
Logo PMC - PMC-Sierra, Inc

PM7366-PI Datasheet(HTML) 276 Page - PMC-Sierra, Inc

Back Button PM7366-PI Datasheet HTML 272Page - PMC-Sierra, Inc PM7366-PI Datasheet HTML 273Page - PMC-Sierra, Inc PM7366-PI Datasheet HTML 274Page - PMC-Sierra, Inc PM7366-PI Datasheet HTML 275Page - PMC-Sierra, Inc PM7366-PI Datasheet HTML 276Page - PMC-Sierra, Inc PM7366-PI Datasheet HTML 277Page - PMC-Sierra, Inc PM7366-PI Datasheet HTML 278Page - PMC-Sierra, Inc PM7366-PI Datasheet HTML 279Page - PMC-Sierra, Inc PM7366-PI Datasheet HTML 280Page - PMC-Sierra, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 276 / 286 page
background image
RELEASED
PM7366 FREEDM-8
DATA SHEET
PMC-1970930
ISSUE 4
FRAME ENGINE AND DATA LINK MANAGER
PROPRIETARY AND CONFIDENTIAL TO PMC-SIERRA,INC., AND FOR ITS CUSTOMERS’ INTERNAL USE
263
17
FREEDM-8 TIMING CHARACTERISTICS
(TA = -40°C to +85°C, VDD = 3.3 V ±10%, VBIAS = 5.0V ±10%)
Table 34 – FREEDM-8 Link Input (Figure 38, Figure 39)
Symbol
Description
Min
Max
Units
RCLK[7:0] Frequency (See Note 3)
1.542
1.546
MHz
RCLK[7:0] Frequency (See Note 4)
2.046
2.05
MHz
RCLK[2:0] Frequency (See Note 5)
52
MHz
RCLK[7:3] Frequency (See Note 5)
10
MHz
RCLK[7:0] Duty Cycle
40
60
%
SYSCLK Frequency
25
33
MHz
SYSCLK Duty Cycle
40
60
%
tSRD
RD[7:3] Set-Up Time
5
ns
tHRD
RD[7:3] Hold Time
5
ns
tSRD
RD[2:0] Set-Up Time
2
ns
tHRD
RD[2:0] Hold Time
2
ns
tSTBD
TBD Set-Up Time (See Note 6)
15
ns
tHTBD
TBD Hold Time
0
ns
Notes on Input Timing:
1. When a set-up time is specified between an input and a clock, the set-up time is the time in
nanoseconds from the 1.4 Volt point of the input to the 1.4 Volt point of the clock.
2. When a hold time is specified between an input and a clock, the hold time is the time in
nanoseconds from the 1.4 Volt point of the clock to the 1.4 Volt point of the input.
3. Applicable only to channelised T1 links and measured between framing bits.
4. Applicable only to channelised E1 links and measured between framing bytes.
5. Applicable only to unchannelised links of any format and measured between any two RCLK
rising edges.
6. TBD set-up time is measured with a 20 pF load on TBCLK. The set-up time increases by 1 ns
for each 10 pF of extra load on TBCLK.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com