Electronic Components Datasheet Search
  English  ▼

X  

PM7366-PI Datasheet(PDF) 278 Page - PMC-Sierra, Inc

Part # PM7366-PI
Description  FRAME ENGINE AND DATA LINK MANAGER
PDF  286 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  PMC [PMC-Sierra, Inc]
Direct Link  http://www.pmc-sierra.com
Logo PMC - PMC-Sierra, Inc

PM7366-PI Datasheet(HTML) 278 Page - PMC-Sierra, Inc

Back Button PM7366-PI Datasheet HTML 274Page - PMC-Sierra, Inc PM7366-PI Datasheet HTML 275Page - PMC-Sierra, Inc PM7366-PI Datasheet HTML 276Page - PMC-Sierra, Inc PM7366-PI Datasheet HTML 277Page - PMC-Sierra, Inc PM7366-PI Datasheet HTML 278Page - PMC-Sierra, Inc PM7366-PI Datasheet HTML 279Page - PMC-Sierra, Inc PM7366-PI Datasheet HTML 280Page - PMC-Sierra, Inc PM7366-PI Datasheet HTML 281Page - PMC-Sierra, Inc PM7366-PI Datasheet HTML 282Page - PMC-Sierra, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 278 / 286 page
background image
RELEASED
PM7366 FREEDM-8
DATA SHEET
PMC-1970930
ISSUE 4
FRAME ENGINE AND DATA LINK MANAGER
PROPRIETARY AND CONFIDENTIAL TO PMC-SIERRA,INC., AND FOR ITS CUSTOMERS’ INTERNAL USE
265
Notes on Output Timing:
1. Output propagation delay time is the time in nanoseconds from the 1.4 Volt point of the
reference signal to the 1.4 Volt point of the output.
2. Maximum and minimum output propagation delays are measured with a 50 pF load on all the
outputs, except for PCI Bus outputs and TD[2:0] outputs. For PCI Bus outputs, maximum
output propagation delays are measured with a 50 pF load while minimum output propagation
delays are measured with a 0 pF load. For TD[2:0] outputs, propagation delays are measured
with a 20 pF load. Maximum propagation delay for TD[2:0] increases by 1.0 ns for each 10 pF
of extra load.
3. Output propagation delays of signal outputs that are specified in relation to a reference output
are measured with a 50 pF load on both the signal output and the reference output.
4. Applicable only to channelised T1 links and measured between framing bits.
5. Applicable only to channelised E1 links and measured between framing bytes.
6. Applicable only to unchannelised links of any format and measured between any two TCLK
rising edges.
7. Output tri-state delay is the time in nanoseconds from the 1.4 Volt point of the reference signal
to the point where the total current delivered through the output is less than or equal to the
leakage current.
Figure 40 – Transmit Link Output Timing
TCLK[n]
tP TD
TD[n]



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com