Electronic Components Datasheet Search
  English  ▼

X  

XTPS55285VALR Datasheet(PDF) 21 Page - Texas Instruments

Part # XTPS55285VALR
Description  TPS55285 22V, 8A Buck-Boost Converter with I2C Interface
PDF  45 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  TI1 [Texas Instruments]
Direct Link  http://www.ti.com
Logo TI1 - Texas Instruments

XTPS55285VALR Datasheet(HTML) 21 Page - Texas Instruments

Back Button XTPS55285VALR Datasheet HTML 17Page - Texas Instruments XTPS55285VALR Datasheet HTML 18Page - Texas Instruments XTPS55285VALR Datasheet HTML 19Page - Texas Instruments XTPS55285VALR Datasheet HTML 20Page - Texas Instruments XTPS55285VALR Datasheet HTML 21Page - Texas Instruments XTPS55285VALR Datasheet HTML 22Page - Texas Instruments XTPS55285VALR Datasheet HTML 23Page - Texas Instruments XTPS55285VALR Datasheet HTML 24Page - Texas Instruments XTPS55285VALR Datasheet HTML 25Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 21 / 45 page
background image
6.5.3 Byte Format
Every byte on the SDA line must be eight bits long. The number of bytes to be transmitted per transfer is
unrestricted. Each byte has to be followed by an acknowledge bit. Data is transferred with the most significant bit
(MSB) first. If a target cannot receive or transmit another complete byte of data until it has performed some other
function, it can hold the clock line SCL low to force the controller into a wait state (clock stretching). Data transfer
then continues when the target is ready for another byte of data and release the clock line SCL.
1
2
7
8
9
1
2
8
9
S or Sr
P or Sr
START or
Repeated
START
STOP or
Repeated
START
MSB
Acknowledgement signal
from target
Acknowledgement signal
from receiver
SCL
SDA
Figure 6-7. Byte Format
6.5.4 Acknowledge (ACK) and Not Acknowledge (NACK)
The acknowledge takes place after every byte. The acknowledge bit allows the receiver to signal the transmitter
that the byte was successfully received and another byte may be sent. All clock pulses, including the
acknowledge 9th clock pulse, are generated by the controller.
The transmitter releases the SDA line during the acknowledge clock pulse so the receiver can pull the SDA line
to low level and it remains stable low level during the high level period of this clock pulse.
The Not Acknowledge signal is when SDA remains high level during the 9th clock pulse. The controller can then
generate either a STOP to abort the transfer or a repeated START to start a new transfer.
6.5.5 Target Address and Data Direction Bit
After the START, a target address is sent. This address is seven bits long followed by the eighth bit as a data
direction bit (bit R/W). A zero indicates a transmission (WRITE) and a one indicates a request for data (READ).
1 - 7
8
9
S
START
SCL
SDA
1 - 7
8
9
1 - 7
8
9
ADDRESS
R/W
ACK
DATA
ACK
DATA
ACK
P
STOP
Figure 6-8. Target Address and Data Direction
www.ti.com
TPS55285
SLVSI72 – FEBRUARY 2025
Copyright © 2025 Texas Instruments Incorporated
Submit Document Feedback
21
Product Folder Links: TPS55285



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com