 |
Electronic Components Datasheet Search |
|
|
Electronic Components Datasheet Search |
|
PCM1808 Datasheet(PDF) 22 Page - Texas Instruments |
|
|
|||||||||||||||||||||||||||||
PCM1808 Datasheet(HTML) 22 Page - Texas Instruments |
|
|
22 / 32 page  3 4 5 6 7 14 13 12 11 10 9 8 10 F + 3.3 V 5 V It is recommended to place a top layer ground pour for shielding around PCM1808 and connect to lower main PCB ground plane by multiple vias V REF AGND VCC V DD DGND SCK LRCK V R in V L in FMT MD1 MD0 DOUT BCK PCM1808 Clock Signals to DSP or Audio Processor 1 2 Top Layer Ground Pour Top Layer Signal Traces Via to Bottom Ground Plane Pad to Top Layer Ground Pour 0.1 F 0.1 F 1 F 0.1 F 10 F 1 F R-ch IN L-ch IN Part configuration pullups or pulldowns Optional External RC Antialiasing Circuit Make sure to have ground pour separating the left- and right- channel traces to help prevent crosstalk. Make sure to have ground pour separating the clock signals from the surrounding traces. 10 F PCM1808 SLES177B – APRIL 2006 – REVISED AUGUST 2015 www.ti.com 10.2 Layout Example Figure 28. PCM1808 Layout Example 22 Submit Documentation Feedback Copyright © 2006–2015, Texas Instruments Incorporated Product Folder Links: PCM1808 |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
English ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
