Electronic Components Datasheet Search
  English  ▼

X  

LM20146 Datasheet(PDF) 11 Page - Texas Instruments

Part # LM20146
Description  LM20146 6A, Adjustable Frequency Synchronous Buck Regulator
PDF  33 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  TI2 [Texas Instruments]
Direct Link  https://www.ti.com
Logo TI2 - Texas Instruments

LM20146 Datasheet(HTML) 11 Page - Texas Instruments

Back Button LM20146 Datasheet HTML 7Page - Texas Instruments LM20146 Datasheet HTML 8Page - Texas Instruments LM20146 Datasheet HTML 9Page - Texas Instruments LM20146 Datasheet HTML 10Page - Texas Instruments LM20146 Datasheet HTML 11Page - Texas Instruments LM20146 Datasheet HTML 12Page - Texas Instruments LM20146 Datasheet HTML 13Page - Texas Instruments LM20146 Datasheet HTML 14Page - Texas Instruments LM20146 Datasheet HTML 15Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 11 / 33 page
background image
VSS
VFB
VENABLE
VPGOOD
VSWITCH
IL
OVP-
LOW SIDE ON
UVP
PRE-BIASED
STARTUP CONDITION
CURRENT LIMIT
CURRENT LIMIT
DISABLE
VOVP
VUVP
TPGOOD
VFB FOLDBACK
0.8V
2.7V
VOVPHYS
VPGHYS
Soft Start Time
FSW FOLDBACK
`
0.8V
0.0V
`
LM20146
www.ti.com
SNVS563C – FEBRUARY 2008 – REVISED APRIL 2013
Pre-Bias Start up Capability
The LM20146 is in a pre-biased state when the device starts up with an output voltage greater than zero. This
often occurs in many multi-rail applications such as when powering an FPGA, ASIC, or DSP. In these
applications the output can be pre-biased through parasitic conduction paths from one supply rail to another.
Even though the LM20146 is a synchronous converter it will not pull the output low when a prebias condition
exists. During start up the LM20146 will not sink current until the Soft-Start voltage exceeds the voltage on the
FB pin. Since the device can not sink current it protects the load from damage that might otherwise occur if
current is conducted through the parasitic paths of the load.
Power Good and Over Voltage Fault Handling
The LM20146 has built in under and over voltage comparators that control the power switches. Whenever there
is an excursion in output voltage above the set OVP threshold, the part will terminate the present on-pulse, turn-
on the low-side FET, and pull the PGOOD pin low. The low-side FET will remain on until either the FB voltage
falls back into regulation or the zero cross detection is triggered which in turn tri-states the FETs. If the output
reaches the UVP threshold the part will continue switching and the PGOOD pin will be asserted and go low.
Typical values for the PGOOD resistor are on the order of 100 k
Ω or less. To avoid false tripping during transient
glitches the PGOOD pin has 16 µs of built in deglitch time to both rising and falling edges. The powergood
behavior for fault conditions is illustrated in Figure 27.
Figure 27. Powergood Behavior
Copyright © 2008–2013, Texas Instruments Incorporated
Submit Documentation Feedback
11
Product Folder Links: LM20146



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com