TMDS_D2+

TMDS_GND

TMDS_D2–

TMDS_D1+

TMDS_GND

TMDS_D1–

TMDS_D0+

TMDS_GND

TMDS_D0–

TMDS_CK+

TMDS_GND

TMDS_CK–

5V_SUPPLY

DDC_DAT_OUT

HOTPLUG_DET_OUT

ESD_BYP

LV Supply

LV Supply

CE_REMOTE_IN

CE_REMOTE_OUT

DDC_DAT_IN

LV Supply

LV Supply

DDC_CLK_IN

DDC_CLK_OUT

HOTPLUG_DET_IN

55-mA

Overcurrent

Switch

5V_OUT

5V_SUPPLY

7

TPD12S521

www.ti.com

SLVS639F – OCTOBER 2007 – REVISED FEBRUARY 2016

Product Folder Links: TPD12S521

Submit Documentation Feedback

Copyright © 2007–2016, Texas Instruments Incorporated

8 Detailed Description

8.1 Overview

The TPD12S521 is a single-chip ESD solution for the HDMI transmitter port. In many cases the core ICs, such

as the scalar chipset, may not have robust ESD cells to sustain system-level ESD strikes. In these cases, the

TPD12S521 provides the desired system-level ESD protection, such as the IEC61000-4-2 (Level 4) ESD, by

absorbing the energy associated with the ESD strike.

While providing the ESD protection, the TPD12S521 adds little or no additional glitch in the high-speed

differential signals (see Figure 5 and Figure 6). The high-speed TMDS lines add only 0.8-pF capacitance to the

lines. In addition, the monolithic integrated circuit technology ensures that there is excellent matching between

the two-signal pair of the differential line. This is a direct advantage over discrete ESD clamp solutions where

variations between two different ESD clamps may significantly degrade the differential signal quality.

The low-speed control lines offer voltage-level shifting to eliminate the need for an external voltage level-shifter

IC. The control line ESD clamps add 3.5-pF capacitance to the control lines. The 38-pin DBT package offers a

seamless layout routing option to eliminate the routing glitch for the differential signal pairs.

The TPD12S521 provides an on-chip regulator with current output ratings of 55 mA at pin 38. This current

enables HDMI receiver detection even when the receiver device is powered off. DBT package pitch (0.5 mm)

matches with HDMI connector pitch. In addition, pin mapping follows the same order as the HDMI connector pin

mapping.

8.2 Functional Block Diagram