Electronic Components Datasheet Search
  English  ▼

X  

ADS54J69IRMP Datasheet(PDF) 21 Page - Texas Instruments

Part # ADS54J69IRMP
Description  ADS54J69 Dual-Channel, 16-Bit, 500-MSPS, Analog-to-Digital Converter
PDF  83 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  TI2 [Texas Instruments]
Direct Link  https://www.ti.com
Logo TI2 - Texas Instruments

ADS54J69IRMP Datasheet(HTML) 21 Page - Texas Instruments

Back Button ADS54J69IRMP Datasheet HTML 17Page - Texas Instruments ADS54J69IRMP Datasheet HTML 18Page - Texas Instruments ADS54J69IRMP Datasheet HTML 19Page - Texas Instruments ADS54J69IRMP Datasheet HTML 20Page - Texas Instruments ADS54J69IRMP Datasheet HTML 21Page - Texas Instruments ADS54J69IRMP Datasheet HTML 22Page - Texas Instruments ADS54J69IRMP Datasheet HTML 23Page - Texas Instruments ADS54J69IRMP Datasheet HTML 24Page - Texas Instruments ADS54J69IRMP Datasheet HTML 25Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 21 / 83 page
background image
Input Frequency (MHz)
0
50
100
150
200
250
-120
-100
-80
-60
-40
-20
0
D047
Frequency of Input Common-Mode Signal (MHz)
0
50
100
150
200
250
300
-60
-55
-50
-45
-40
-35
-30
-25
-20
D048
Input Frequency (MHz)
0
50
100
150
200
250
-120
-100
-80
-60
-40
-20
0
D045
Frequency of Signal on Supply (MHz)
0
50
100
150
200
250
300
-70
-60
-50
-40
-30
-20
-10
D046
PSRR with 50-mVPP Signal on AVDD
PSRR with 50-mVPP Signal on AVDD3V
Input Clock Duty Cycle (%)
35
40
45
50
55
60
65
71
75
72
80
73
85
74
90
75
95
76
100
D043
SNR
SFDR
Input Clock Duty Cycle (%)
30
35
40
45
50
55
60
70
65
71
70
72
75
73
80
74
85
75
90
D044
SNR
SFDR
21
ADS54J69
www.ti.com
SBAS713C – MAY 2015 – REVISED JANUARY 2017
Product Folder Links: ADS54J69
Submit Documentation Feedback
Copyright © 2015–2017, Texas Instruments Incorporated
Typical Characteristics (continued)
typical values are at TA = 25°C, full temperature range is from TMIN = –40°C to TMAX = 85°C, device clock frequency =
1 GSPS, output sampling rate = 500 MSPS, 50% clock duty cycle, AVDD3V = 3.0 V, AVDD = DVDD = 1.9 V, IOVDD =
1.15 V, and –1-dBFS differential input (unless otherwise noted)
fIN = 185 MHz
Figure 45. Performance vs Input Clock Duty Cycle
fIN = 300 MHz
Figure 46. Performance vs Input Clock Duty Cycle
AIN = –1 dBFS, SFDR = 84 dBc, SINAD = 70 dBFS,
fPSRR = 5 MHz, APSRR = 50 mVPP, fIN = 185 MHz,
amplitude: fIN – fPSRR = 85 dBc, fIN + fPSRR = 84 dBc
Figure 47. Power-Supply Rejection Ratio FFT for
AVDD Supply
fIN = 185 MHz
Figure 48. Power-Supply Rejection Ratio vs
Noise Signal Frequency
AIN = –1 dBFS, SFDR = 78 dBc, SINAD = 71 dBFS,
fCMRR = 5 MHz, ACMRR = 50 mVPP, fIN = 185 MHz,
amplitude: fIN – fCMRR = 79 dBc, fIN + fCMRR = 80 dBc
Figure 49. Common-Mode Rejection Ratio FFT
fIN = 185 MHz
Figure 50. Common-Mode Rejection Ratio vs
Common-Mode Signal Frequency



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com