ADS54J69IRMP datasheet(29/83 Pages) TI2

29 / 83 page

ADS54J69

www.ti.com

SBAS713C – MAY 2015 – REVISED JANUARY 2017

Product Folder Links: ADS54J69

Submit Documentation Feedback

8.3.5 Power-Down Mode

The ADS54J69 provides a highly-configurable power-down mode. Power-down can be enabled by using the

PDN pin or via SPI register writes.

A power-down mask can be configured that allows a trade-off between wake-up time and power consumption in

power-down mode. Two independent power-down masks can be configured: MASK 1 and MASK 2, as shown in

Table 4. See the master page registers in Table 10 for further details.

Table 4. Register Address for Power-Down Modes

ADDRESS

COMMENT

A[7:0] (Hex)

MASTER PAGE (80h)

MASK 1

PDN ADC CHA

PDN ADC CHB

PDN BUFFER CHB

PDN BUFFER CHA

MASK 2

PDN ADC CHA

PDN ADC CHB

PDN BUFFER CHB

PDN BUFFER CHA

CONFIG

GLOBAL

PDN

OVERRIDE

PDN PIN

PDN MASK

SEL

MASK

SYSREF

PDN MASK

To save power, the device can be put in complete power-down by using the GLOBAL PDN register bit. However,

when the JESD link is required to be active during power-down, the ADC and analog buffer can be selectively

powered down by using the PDN ADC CHx and PDN BUFFER CHx register bits after enabling the PDN MASK

power consumption for different combinations of the GLOBAL PDN, PDN ADC CHx, and PDN BUFF CHx

Table 5. Power Consumption in Different Power-Down Settings

COMMENT

IAVDD3V

(mA)

IAVDD

(mA)

IDVDD

(mA)

IIOVDD

(mA)

TOTAL

POWER

(W)

Default

After reset, with a full-scale input signal to both

channels

346

354

188

512

2.66

GBL PDN = 1

The device is in a complete power-down state

127

0.2

GBL PDN = 0,

PDN ADC CHx = 1

(x = A or B)

The ADC of one channel is powered down

284

221

130

461

2.05

GBL PDN = 0,

PDN BUFF CHx = 1

(x = A or B)

The input buffer of one channel is powered down

270

352

188

516

2.43

GBL PDN = 0,

PDN ADC CHx = 1,

PDN BUFF CHx = 1

(x = A or B)

The ADC and input buffer of one channel are

powered down

206

220

129

465

1.82

GBL PDN = 0,

PDN ADC CHx = 1,

PDN BUFF CHx = 1

(x = A and B)

The ADC and input buffer of both channels are

powered down

389

0.93

ADS54J69IRMP Datasheet(PDF) 29 Page - Texas Instruments

ADS54J69IRMP Datasheet(HTML) 29 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83

Datasheet Download

Link URL