Electronic Components Datasheet Search
  English  ▼

X  

DM505 Datasheet(PDF) 220 Page - Texas Instruments

Part # DM505
Description  DM505 SoC for Vision Analytics 15mm Package (ABF) Silicon Revision 2.0
PDF  295 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  TI2 [Texas Instruments]
Direct Link  https://www.ti.com
Logo TI2 - Texas Instruments

DM505 Datasheet(HTML) 220 Page - Texas Instruments

Back Button DM505 Datasheet HTML 216Page - Texas Instruments DM505 Datasheet HTML 217Page - Texas Instruments DM505 Datasheet HTML 218Page - Texas Instruments DM505 Datasheet HTML 219Page - Texas Instruments DM505 Datasheet HTML 220Page - Texas Instruments DM505 Datasheet HTML 221Page - Texas Instruments DM505 Datasheet HTML 222Page - Texas Instruments DM505 Datasheet HTML 223Page - Texas Instruments DM505 Datasheet HTML 224Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 220 / 295 page
background image
Minimize such
inductance by
optimizing layout
Keep distance
between protected
circuit and external
protection
Keep
protection closed by
connector
external
External
protection
Stub
inductance
Ground
inductance
Signal
ESD
strike
VCC
Stub
inductance
Stub
inductance
Bypass
capacitor
0.1 f
(minimum)
m
Interconnection
inductance
vcc
VCC
Signal
Protected
circuit
SPRS91v_PCB_ESD_01
220
DM505
SPRS976E – NOVEMBER 2016 – REVISED MAY 2018
www.ti.com
Submit Documentation Feedback
Applications, Implementation, and Layout
Copyright © 2016–2018, Texas Instruments Incorporated
Figure 7-10. Placement Recommendation for an ESD External Protection
NOTE
To ensure normal behavior of the ESD protection (unwanted leakage), it is better to ground
the ESD protection to the board ground rather than any local ground (example isolated shield
or audio ground).
7.2.5.2
Miscellaneous EMC Guidelines to Mitigate ESD Immunity
•
Avoid running critical signal traces (clocks, resets, interrupts, control signals, and so forth) near PCB
edges.
•
Add high frequency filtering: Decoupling capacitors close to the receivers rather than close to the
drivers to minimize ESD coupling.
•
Put a ground (guard) ring around the entire periphery of the PCB to act as a lightning rod.
•
Connect the guard ring to the PCB ground plane to provide a low impedance path for ESD-coupled
current on the ring.
•
Fill unused portions of the PCB with ground plane.
•
Minimize circuit loops between power and ground by using multilayer PCB with dedicated power and
ground planes.
•
Shield long line length (strip lines) to minimize radiated ESD.
•
Avoid running traces over split ground planes. It is better to use a bridge connecting the two planes in
one area.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com