Electronic Components Datasheet Search
  English  ▼

X  

DM505 Datasheet(PDF) 106 Page - Texas Instruments

Part # DM505
Description  DM505 SoC for Vision Analytics 15mm Package (ABF) Silicon Revision 2.0
PDF  295 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  TI2 [Texas Instruments]
Direct Link  https://www.ti.com
Logo TI2 - Texas Instruments

DM505 Datasheet(HTML) 106 Page - Texas Instruments

Back Button DM505 Datasheet HTML 102Page - Texas Instruments DM505 Datasheet HTML 103Page - Texas Instruments DM505 Datasheet HTML 104Page - Texas Instruments DM505 Datasheet HTML 105Page - Texas Instruments DM505 Datasheet HTML 106Page - Texas Instruments DM505 Datasheet HTML 107Page - Texas Instruments DM505 Datasheet HTML 108Page - Texas Instruments DM505 Datasheet HTML 109Page - Texas Instruments DM505 Datasheet HTML 110Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 106 / 295 page
background image
DEVICE
clkout0
To quartz (from oscillator output).
resetn
rstoutn
External Reference Clock [0:2].
For Audio and other Peripherals
xref_clk1
sysboot[15:0]
From quartz (19.2, 20 or 27 MHz)
or from CMOS square clock source (19.2, 20 or 27MHz).
Boot Mode Configuration
xi_osc1
Warm reset output.
Device reset input.
porz
Power ON Reset.
xi_osc0
xo_osc0
xo_osc1
From quartz (range from
MHz)
or from CMOS square clock source(range from
MHz).
19.2 to 32
12 to 38.4
To quartz (from oscillator output).
clkout1
clkout2
xref_clk0
Output clkout[0:2] clocks come from:
• Either the input system clock and alternate clock (xi_osc0 or xi_osc1)
• Or a CORE clock (from CORE output)
• Or a 192-MHz clock (from PER DPLL output).
SPRS91v_CLK_01_SR2.0
xref_clk2
106
DM505
SPRS976E – NOVEMBER 2016 – REVISED MAY 2018
www.ti.com
Submit Documentation Feedback
Specifications
Copyright © 2016–2018, Texas Instruments Incorporated
–
can start to ramp down before or concurrently with vdds18v.
–
must not exceed vdds18v voltage level after vdds18v drops below 1.62 V until vdds18v drops below VOFF (0.6 V).
(10) vdds18v domain should maintain a minimum level of 1.62 V (VNOM – 10%) until vdd_dspeve and vdd start to ramp down.
5.9.4
Clock Specifications
NOTE
For more information, see Power, Reset, and Clock Management / PRCM Subsystem
Environment / External Clock Signals and Clock Management Functional Description section
of the Device TRM.
NOTE
Audio Back End (ABE) module is not supported for this family of devices, but “ABE” name is
still present in some clock or DPLL names.
The device operation requires the following clocks:
•
The system clocks, SYS_CLK1(Mandatory) and SYS_CLK2(Optional) are the main clock sources of
the device. They supply the reference clock to the DPLLs as well as functional clock to several
modules.
Figure 5-10 shows the external input clock sources and the output clocks to peripherals.
Figure 5-10. Clock Interface



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com