Figure 5-2. YFU Package 15-Pin DSBGA Top View

Table 5-2. Pin Functions — TPD6F202

PIN

TYPE

DESCRIPTION

NO.

NAME

A1

Ch1_In

I/O

ESD-protected channel, route to connector. Corresponds with CH1_Out.

A3

Ch1_Out

I/O

ESD-protected channel, route to system. Corresponds with CH1_In.

B2

GND

G

Ground

C1

Ch2_In

I/O

ESD-protected channel, route to connector. Corresponds with CH2_Out.

C3

Ch2_Out

I/O

ESD-protected channel, route to system. Corresponds with CH2_In.

D1

Ch3_In

I/O

ESD-protected channel, route to connector. Corresponds with CH3_Out.

D3

Ch3_Out

I/O

ESD-protected channel, route to system. Corresponds with CH3_In.

E2

GND

G

Ground

F1

Ch4_In

I/O

ESD-protected channel, route to connector. Corresponds with CH4_Out.

F3

Ch4_Out

I/O

ESD-protected channel, route to system. Corresponds with CH4_In.

G1

Ch5_In

I/O

ESD-protected channel, route to connector. Corresponds with CH5_Out.

G3

Ch5_Out

I/O

ESD-protected channel, route to system. Corresponds with CH5_In.

H2

GND

G

Ground

J1

Ch6_In

I/O

ESD-protected channel, route to connector. Corresponds with CH6_Out.

J3

Ch6_Out

I/O

ESD-protected channel, route to system. Corresponds with CH6_In.

TPD4F202, TPD6F202

SLLS800B – JUNE 2010 – REVISED MAY 2021

www.ti.com

4

Submit Document Feedback

Copyright © 2022 Texas Instruments Incorporated

Product Folder Links: TPD4F202 TPD6F202