GD32H757ZMT7 datasheet(64/151 Pages) GIGADEVICE

64 / 151 page

GD32H757xx Datasheet



Flash Patch and Breakpoint (FPB).



Data Watchpoint and Trace (DWT).



Instrumentation Trace Macrocell (ITM).



Embedded Trace Macrocell (ETM).



JTAG or SWD Debug Port.



Trace Port Interface Unit (TPIU).



Memory Protection Unit (MPU).



Floating Point Unit (FPU), double-precision.



Load Store Unit (LSU).



Data Processing Unit (DPU).



Prefetch Unit (PFU

3.2.

On-chip memory

 Up to 3840KB of on-chip flash memory for instruction and data.



Up to 512 KB of configurable SRAM for ITCM/DTCM/AXI SRAM.



Up to 512 KB of on-chip SRAM (AXI SRAM).

 4KB of backup SRAM.



RAM ECC monitor for each Region.

The GD32H757xx has up to 3840KB of on-chip flash memory for instruction and data. The

flash memory consists of 3840KB main flash organized into 960 sectors with 4KB and 64KB

information block. Each sector can be erased individually.

The GD32H757xx series contain up to 512KB of on-chip SRAM (AXI SRAM), 4KB of backup

SRAM and up to 512KB RAM shared by ITCM/DTCM/AXI SRAM. All of AHB SRAM support

byte, half-word (16 bits), and word (32 bits) accesses. The on-chip SRAM (AXI SRAM)

support byte, half-word (16 bits), word (32 bits) and double words (64 bits) accesses. SRAM0

and SRAM1 can be accessed by almost all AHB masters. The backup SRAM (BKPSRAM) is

implemented in the backup domain, which can keep its content even when the VDD power

supply is down.

Table 2-2. GD32H757xx memory map shows the memory map of the GD32H757xx series

of devices, including Flash, SRAM, peripheral, and other pre-defined regions.

3.3.

Clock, reset and supply management



Internal 64 MHz factory-trimmed RC and external 4 to 50 MHz crystal oscillator.



Internal 48 MHz RC oscillator.



Low power internal 4 MHz RC oscillator.



Internal 32 KHz RC calibrated oscillator and external 32.768 KHz crystal oscillator.



Integrated system clock PLL.



1.71 to 3.6V application supply and I/Os.



Supply Supervisor: POR (Power On Reset), PDR (Power Down Reset), and low voltage

GD32H757ZMT7 Datasheet(PDF) 64 Page - GigaDevice Semiconductor (Beijing) Inc.

GD32H757ZMT7 Datasheet(HTML) 64 Page - GigaDevice Semiconductor (Beijing) Inc.

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL