Electronic Components Datasheet Search
  English  ▼

X  

GD32H757ZMT7 Datasheet(PDF) 126 Page - GigaDevice Semiconductor (Beijing) Inc.

Part # GD32H757ZMT7
Description  Arm® Cortex®-M7 32-bit MCU
PDF  151 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  GIGADEVICE [GigaDevice Semiconductor (Beijing) Inc.]
Direct Link  http://www.gigadevice.com/
Logo GIGADEVICE - GigaDevice Semiconductor (Beijing) Inc.

GD32H757ZMT7 Datasheet(HTML) 126 Page - GigaDevice Semiconductor (Beijing) Inc.

Back Button GD32H757ZMT7 Datasheet HTML 122Page - GigaDevice Semiconductor (Beijing) Inc. GD32H757ZMT7 Datasheet HTML 123Page - GigaDevice Semiconductor (Beijing) Inc. GD32H757ZMT7 Datasheet HTML 124Page - GigaDevice Semiconductor (Beijing) Inc. GD32H757ZMT7 Datasheet HTML 125Page - GigaDevice Semiconductor (Beijing) Inc. GD32H757ZMT7 Datasheet HTML 126Page - GigaDevice Semiconductor (Beijing) Inc. GD32H757ZMT7 Datasheet HTML 127Page - GigaDevice Semiconductor (Beijing) Inc. GD32H757ZMT7 Datasheet HTML 128Page - GigaDevice Semiconductor (Beijing) Inc. GD32H757ZMT7 Datasheet HTML 129Page - GigaDevice Semiconductor (Beijing) Inc. GD32H757ZMT7 Datasheet HTML 130Page - GigaDevice Semiconductor (Beijing) Inc. Next Button
Zoom Inzoom in Zoom Outzoom out
 126 / 151 page
background image
GD32H757xx Datasheet
125
Symbol
Parameter
Conditions
Min
Typ
Max
Unit
tSCK(H)
SCK clock high time, even
division
—
t(CK)/2
—
t(CK)/2+1
ns
SCK clock high time, odd
division
—
(n/2)*t(CK)/
(n+1)
—
(n/2)*t(CK)/
(n+1)+1
ns
tSCK(L)
SCK clock low time, even
division
—
t(CK)/2–1
—
t(CK)/2
ns
SCK clock low time, odd
division
—
(n/2+1)*t(
CK)
/
(n+1)–1
—
(n/2+1)*t(
CK)
/(n+1)
ns
tV(MO)
Data output valid time
—
—
0.5
1
ns
tH(MO)
Data output hold time
—
0
—
—
ns
tSU(MI)
Data input setup time
—
3.0
—
—
ns
tH(MI)
Data input hold time
—
1.5
—
—
ns
DTR mode(no DQS)
fSCK
SCK clock frequency
—
—
—
57
MHz
tSCK(H)
SCK clock high time, even
division
—
t(CK)/2
—
t(CK)/2+1
ns
SCK clock high time, odd
division
—
(n/2)*t(CK)/
(n+1)
—
(n/2)*t(CK)/
(n+1)+1
ns
tSCK(L)
SCK clock high time, even
division
—
t(CK)/2–1
—
t(CK)/2
ns
SCK clock high time, odd
division
—
(n/2+1)*t(
CK)
/
(n+1)–1
—
(n/2+1)*t(
CK)
/(n+1)
ns
tVR(SO)
tVF(SO)
Data output valid time
DHQC = 0
—
6
7
ns
DHQC = 1, Prescaler =
1,2 ...
—
tpclk/4
+ 1
tpclk/4+1.2
5 (6)
tHR(SO)
tHF(SO)
Data output hold time
DHQC = 0
4.5
—
—
ns
DHQC = 1, Prescaler =
1,2 ...
tpclk/4
—
—
tSUR(SI)
tSUF(SI)
Data input setup time
—
3.0
—
—
ns
tHR(SI)
tHF(SI)
Data input hold time
—
1.50
—
—
ns
(1)
Value guaranteed by characterization, not 100% tested in production.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com