Electronic Components Datasheet Search
  English  ▼

X  

TMP442 Datasheet(PDF) 8 Page - Texas Instruments

Part # TMP442
Description  TMP4719 High-Accuracy 3-Channel (2-Remote and 1-Local) 1.2V Logic Compatible Temperature Sensor With η-Factor
PDF  63 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  TI2 [Texas Instruments]
Direct Link  https://www.ti.com
Logo TI2 - Texas Instruments

TMP442 Datasheet(HTML) 8 Page - Texas Instruments

Back Button TMP442 Datasheet HTML 4Page - Texas Instruments TMP442 Datasheet HTML 5Page - Texas Instruments TMP442 Datasheet HTML 6Page - Texas Instruments TMP442 Datasheet HTML 7Page - Texas Instruments TMP442 Datasheet HTML 8Page - Texas Instruments TMP442 Datasheet HTML 9Page - Texas Instruments TMP442 Datasheet HTML 10Page - Texas Instruments TMP442 Datasheet HTML 11Page - Texas Instruments TMP442 Datasheet HTML 12Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 8 / 63 page
background image
6.6 I2C Interface Timing
minimum and maximum specifications are over –40 °C to 125 °C and VDD = 1.62 V to 5.5 V (unless otherwise noted)(1)
STANDARD MODE
FAST MODE
UNIT
MIN
MAX
MIN
MAX
f(SCL)
SCL operating frequency(2)
1
100
1
400
kHz
t(BUF)
Bus free time between STOP and START condition
4.7
–
1.3
–
µs
t(HDSTA)
Hold time after repeated START condition. After this
period, the first clock is generated.
4.0
–
0.6
–
µs
t(SUSTA)
Repeated START condition setup time
4.7
–
0.6
–
µs
t(SUSTO)
STOP condition setup time
4.0
–
0.6
–
µs
t(HDDAT)
Data hold time(3)
0
3450
0
900
ns
t(SUDAT)
Data setup time
250
–
100
–
ns
t(LOW)
SCL clock LOW period
4.7
–
1.3
–
µs
t(HIGH)
SCL clock HIGH period
4.0
–
0.6
–
µs
t(VDAT)
Data valid time (data response time)(4)
–
3.45
–
0.9
µs
tF
Clock and data fall time(5)
–
300
20 ×
(VDD / 5.5 V)
300
ns
tR
Clock and data rise time(5)
–
1000
20
300
ns
ttimeout
Timeout (SCL = GND)
20
30
20
30
ms
(1)
The controller and target have the same I/O supply value. Values are based on statistical analysis of samples tested during initial
release.
(2)
Device is equipped with a 50-ns spike filter on both SCL and SDA lines. The filter allows the device to be used alongside I3C devices
without impacting the communication.
(3)
The maximum t(HDDAT) can be 3.45 µs and 0.9 µs for Standard Mode and Fast Mode, but must be less than the maximum of t(VDAT) by
a transition time.
(4)
t(VDAT) = time for data signal from SCL LOW to SDA output (HIGH to LOW, depending on which is worse).
(5)
Device is not sensitive to rise and fall time. Violation of rise and fall time does not lead to communication failure.
SCL
SDA
t
(LOW)
t
R
t
F
t
(HDSTA)
t
(HDSTA)
t
(HDDAT)
t
(BUF)
t
(SUDAT)
t
(HIGH)
t
(SUSTA)
t
(SUSTO)
P
S
S
P
Figure 6-1. Two-Wire Timing Diagram
TMP4719
SBOSAJ7A – OCTOBER 2025 – REVISED DECEMBER 2025
www.ti.com
8
Submit Document Feedback
Copyright © 2025 Texas Instruments Incorporated
Product Folder Links: TMP4719



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com