Electronic Components Datasheet Search
  English  ▼

X  

Preview PDF HTML

DAC39RF10 Datasheet(PDF) 8 Page - Texas Instruments

Part # DAC39RF10
Description  DAC39RFx10-SP DAC39RFx10-SEP 10.4 or 20.8GSPS, 16-bit, Dual and Single Channel, Multi-Nyquist Digital-to-Analog Converter (DAC) with JESD204C Interface
PDF  232 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  TI2 [Texas Instruments]
Direct Link  https://www.ti.com
Logo TI2 - Texas Instruments

DAC39RF10 Datasheet(HTML) 8 Page - Texas Instruments

Back Button DAC39RF10 Datasheet HTML 4Page - Texas Instruments DAC39RF10 Datasheet HTML 5Page - Texas Instruments DAC39RF10 Datasheet HTML 6Page - Texas Instruments DAC39RF10 Datasheet HTML 7Page - Texas Instruments DAC39RF10 Datasheet HTML 8Page - Texas Instruments DAC39RF10 Datasheet HTML 9Page - Texas Instruments DAC39RF10 Datasheet HTML 10Page - Texas Instruments DAC39RF10 Datasheet HTML 11Page - Texas Instruments DAC39RF10 Datasheet HTML 12Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 8 / 232 page
background image
Table 5-1. Pin Functions (continued)
PIN
TYPE(1)
DESCRIPTION
NAME
NO.
SYNC
J4
O
JESD204C SYNC output, active low.
TXEN0
D5
I
Transmit enable for channel A active high input. This pin must be enabled using register
USE_TX_EN0. The DAC output is forced to midcode (0x0000 in 2's complement) when
transmission is disabled. Internal pullup.
TXEN1
D4
I
Transmit enable for channel B active high input. This pin must be enabled using register
USE_TX_EN1. The DAC output is forced to midcode (0x0000 in 2's complement) when
transmission is disabled. Internal pullup.
ANALOG FUNCTIONS
ATEST
N6
O
Analog test pin for TI use. Must be left disconnected.
EXTREF
J15
I/O
Reference voltage output or input, determined by the EXTREF_EN register field. If the
internal reference is used, the ball must be tied through 0.1uF to AGND.
RBIAS-
H16
O
Full-scale output current bias is set by the resistor tied from this terminal to RBIAS+.
RBIAS+
J16
O
Full-scale output current bias is set by the resistor tied from this terminal to RBIAS-.
RTEST
M5
O
TI use only. Tie to AGND.
POWER SUPPLIES
VDDA18A
G14 H14
I
1.8V supply voltage for DAC channel A. Can be combined with VDDA18B, but can degrade
channel-to-channel crosstalk (XTALK).
VDDA18B
J14 K14
I
1.8V supply voltage for DAC channel B. Can be combined with VDDA18A, but can degrade
channel-to-channel crosstalk (XTALK).
VDDCLK10
F11 H11 J11 L11
E12 M12
I
1V supply voltage for internal sampling clock distribution path. Noise or spurs on this
supply can degrade phase noise performance. Recommended to separate from VDDDIG
and VDDA for best performance.
VDDCLK18
H12 H13
I
1.8V supply voltage for clock (CLK+/–) input buffer. Noise or spurs on this supply can
degrade phase noise performance.
VDDDIG
F7 H7 J7 L7 N7
G8 K8 M8
I
1V supply voltage for digital block. Recommended to separate from VDDA and VDDCLK for
best performance.
VDDEA
F8 F9
I
1V supply voltage for channel A DAC encoder. Recommended to separate from VDDDIG for
best performance. Can be combined with VDDEB.
VDDEB
L8 L9
I
1V supply voltage for channel B DAC encoder. Recommended to separate from VDDDIG for
best performance. Can be combined with VDDEA.
VDDIO
D9 E9
I
1.8V supply for CMOS input and output terminals.
VDDLA
F10 H10
I
1V supply for DAC analog latch for channel A. Separate from VDDLB for best channel-to-
channel crosstalk (XTALK). Must be separated from VDDDIG for best performance.
VDDLB
J10 L10
I
1V supply for DAC analog latch for channel B. Separate from VDDLA for best channel-to-
channel crosstalk (XTALK). Must be separated from VDDDIG for best performance.
VDDR18
K4 L4 M4 N4
I
1.8V Supply voltage for SerDes receivers.
VDDSYS18
J12 J13
I
1.8V supply voltage for SYSREF (SYSREF+/–) input buffer. Can be combined with
VDDCLK18 when SYSREF is disabled during normal operation. This supply must be
separate from VDDCLK18 when SYSREF is run continuously during operation to avoid
noise and spur coupling and reduced phase noise performance.
VDDT
C3 D3 F3 G3 K3
L3 N3 P3 C4 P4
C5 H5 J5 P5 G6
K6 M6 C7 P7 C8
P8
I
1V Supply voltage for SerDes termination.
VEEAM18
C11 D11 C12 D12
C13 D13
I
–1.8V supply voltage for DAC current source bias for channel A. Can be combined with
VEEBM18, but can degrade channel-to-channel crosstalk (XTALK).
VEEBM18
N11 P11 N12 P12
N13 P13
I
–1.8V supply voltage for DAC current source bias for channel B. Can be combined with
VEEAM18, but can degrade channel-to-channel crosstalk (XTALK).
VQPS
N9 P9
I
TI use only. Can be tied to DGND during normal operation.
GROUNDS
DAC39RF10-SP, DAC39RF10-SEP
DAC39RFS10-SP, DAC39RFS10-SEP
SBAS932A – MARCH 2024 – REVISED FEBRUARY 2026
www.ti.com
8
Submit Document Feedback
Copyright © 2026 Texas Instruments Incorporated
Product Folder Links: DAC39RF10-SP DAC39RF10-SEP DAC39RFS10-SP DAC39RFS10-SEP



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com