LAN9312 datasheet(131/458 Pages) SMSC

131 / 458 page

High Performance Two Port 10/100 Managed Ethernet Switch with 32-Bit Non-PCI CPU Interface

Datasheet

SMSC LAN9312

131

Revision 1.2 (04-08-08)

DATASHEET

9.8.7

TX Data FIFO Underrun

If the Host MAC Interface Layer is not operating in store and forward mode, and the host is unable

supply data at the Ethernet line rate, the TX Data FIFO can underrun. If a TX underrun occurs, any

further data written to the TX Data FIFO for the offending frame (the frame being transmitted during

the underrun) will automatically be discarded and no further data for that frame will be transmitted. TX

Data FIFO underrun is not an error condition, and data transmission will resume with the next valid TX

command. In the case of a TX Data FIFO underrun, the (TDFU) flag is set in the Interrupt Status

indicated in the TX status word for the underrun frame.

In the case of a TX underrun, the host is still required to write the remainder of the current TX packet

to the LAN9312. Any remaining data from the underrun frame that is written to the LAN9312 will back-

up in the TX Data FIFO (no more data is read until the next TX SOF [start of frame]). As the data

backs up in the TX Data FIFO, it will be visible in the TX FIFO Information Register (TX_FIFO_INF).

In typical driver usage, software will write the entire transmit packet to the LAN9312 and check the

Interrupt Status Register (INT_STS) to see if an underrun has occurred (from the TDFU bit status).

Eventually, the driver will recognize the underrun. A '1' must then be written to the TXD_DUMP bit in

the Transmit Configuration Register (TX_CFG) to flush the remaining data in the TX Data FIFO (note

that TX_ON may be kept on while flushing the remaining TX Data FIFO contents). Once the leftover

data from the underrun frame is purged, the LAN9312 is ready to send new transmit packets. It is

advisable to clear the TDFU bit prior to transmitting any more data (assuming that SF=0) so that

subsequent underruns can be detected, but this is not required by the hardware.

9.8.8

Transmitter Errors

If the Transmitter Error (TXE) flag is asserted for any reason, the transmitter will continue operation.

TX Error (TXE) will be asserted under the following conditions:

If the actual packet length count does not match the Packet Length field as defined in the TX

command.

Both TX command ‘A’ and TX command ‘B’ are required for each buffer in a given packet. TX

command ‘B’ must be identical for every buffer in a given packet. If the TX command ‘B’ words do

not match, the Ethernet controller will assert the Transmitter Error (TXE) flag.

Host overrun of the TX Data FIFO.

Overrun of the TX Status FIFO (unless TXSAO is enabled)

9.8.9

Stopping and Starting the Transmitter

To halt the transmitter, the host must set the STOP_TX bit in the Transmit Configuration Register

(TX_CFG). The transmitter will finish sending the current frame (if there is a frame transmission in

progress). When the transmitter has received the TX status for this frame, it will clear the STOP_TX

and TX_ON bits, and will pulse the TXSTOP_INT in the Interrupt Status Register (INT_STS).

Once stopped, the host can optionally clear the TX Status and TX Data FIFOs. The host must re-

enable the transmitter by setting the TX_ON bit. If the there are frames pending in the TX Data FIFO

(i.e., TX Data FIFO was not purged), the transmission will resume with this data.

LAN9312 Datasheet(PDF) 131 Page - SMSC Corporation

LAN9312 Datasheet(HTML) 131 Page - SMSC Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL