Electronic Components Datasheet Search
  English  ▼

X  

LAN9312 Datasheet(PDF) 179 Page - SMSC Corporation

Part # LAN9312
Description  High Performance Two Port 10/100 Managed Ethernet Switch with 32-Bit Non-PCI CPU Interface
PDF  458 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  SMSC [SMSC Corporation]
Direct Link  http://www.smsc.com
Logo SMSC - SMSC Corporation

LAN9312 Datasheet(HTML) 179 Page - SMSC Corporation

Back Button LAN9312 Datasheet HTML 175Page - SMSC Corporation LAN9312 Datasheet HTML 176Page - SMSC Corporation LAN9312 Datasheet HTML 177Page - SMSC Corporation LAN9312 Datasheet HTML 178Page - SMSC Corporation LAN9312 Datasheet HTML 179Page - SMSC Corporation LAN9312 Datasheet HTML 180Page - SMSC Corporation LAN9312 Datasheet HTML 181Page - SMSC Corporation LAN9312 Datasheet HTML 182Page - SMSC Corporation LAN9312 Datasheet HTML 183Page - SMSC Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 179 / 458 page
background image
High Performance Two Port 10/100 Managed Ethernet Switch with 32-Bit Non-PCI CPU Interface
Datasheet
SMSC LAN9312
179
Revision 1.2 (04-08-08)
DATASHEET
14.2.1.4
FIFO Level Interrupt Register (FIFO_INT)
This read/write register configures the limits where the RX/TX Data and Status FIFO’s will generate
system interrupts.
Offset:
068h
Size:
32 bits
BITS
DESCRIPTION
TYPE
DEFAULT
31:24
TX Data Available Level
The value in this field sets the level, in number of 64 Byte blocks, at which
the TX Data FIFO Available Interrupt (TDFA) will be generated. When the
TX Data FIFO free space is greater than this value, a TX Data FIFO
Available Interrupt (TDFA) will be generated in the Interrupt Status Register
(INT_STS).
R/W
48h
23:16
TX Status Level
The value in this field sets the level, in number of DWORD’s, at which the
TX Status FIFO Level Interrupt (TSFL) will be generated. When the TX
Status FIFO used space is greater than this value, a TX Status FIFO Level
Interrupt (TSFL) will be generated in the Interrupt Status Register
(INT_STS).
R/W
00h
15:8
RX Space Available Level
The value in this field sets the level, in number of 64 Byte blocks, at which
the RX Data FIFO Level Interrupt (RDFL) will be generated. When the RX
Data FIFO free space is less than this value, a RX Data FIFO Level Interrupt
(RDFL) will be generated in the Interrupt Status Register (INT_STS).
R/W
00h
7:0
RX Status Level
The value in this field sets the level, in number of DWORD’s, at which the
RX Status FIFO Level Interrupt (RSFL) will be generated. When the RX
Status FIFO used space is greater than this value, a RX Status FIFO Level
Interrupt (RSFL) will be generated in the Interrupt Status Register
(INT_STS).
R/W
00h



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com