Electronic Components Datasheet Search
  English  ▼

X  

Preview PDF HTML

LAN9312 Datasheet(PDF) 257 Page - SMSC Corporation

Part # LAN9312
Description  High Performance Two Port 10/100 Managed Ethernet Switch with 32-Bit Non-PCI CPU Interface
PDF  458 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  SMSC [SMSC Corporation]
Direct Link  http://www.smsc.com
Logo SMSC - SMSC Corporation

LAN9312 Datasheet(HTML) 257 Page - SMSC Corporation

Back Button LAN9312 Datasheet HTML 253Page - SMSC Corporation LAN9312 Datasheet HTML 254Page - SMSC Corporation LAN9312 Datasheet HTML 255Page - SMSC Corporation LAN9312 Datasheet HTML 256Page - SMSC Corporation LAN9312 Datasheet HTML 257Page - SMSC Corporation LAN9312 Datasheet HTML 258Page - SMSC Corporation LAN9312 Datasheet HTML 259Page - SMSC Corporation LAN9312 Datasheet HTML 260Page - SMSC Corporation LAN9312 Datasheet HTML 261Page - SMSC Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 257 / 458 page
background image
High Performance Two Port 10/100 Managed Ethernet Switch with 32-Bit Non-PCI CPU Interface
Datasheet
SMSC LAN9312
257
Revision 1.2 (04-08-08)
DATASHEET
14.2.8.8
Virtual PHY Special Control/Status Register (VPHY_SPECIAL_CONTROL_STATUS)
This read/write register contains a current link speed/duplex indicator and SQE control.
Offset:
Index (decimal):
1DCh
31
Size:
32 bits
BITS
DESCRIPTION
TYPE
DEFAULT
31:16
RESERVED
(See Note 14.42)
RO
-
15
RESERVED
RO
-
14
Switch Looopback MII
When set, transmissions from the switch fabric Port 0(Host MAC) are not
sent to the Host MAC. Instead, they are looped back into the switch engine.
From the MAC viewpoint, this is effectively a FAR LOOPBACK.
If loopback is enabled during half-duplex operation, then the Enable Receive
Own Transmit bit in the Port x MAC Receive Configuration Register
(MAC_RX_CFG_x) must be set for this port. Otherwise, the switch fabric will
ignore receive activity when transmitting in half-duplex mode.
This mode works even if the Isolate bit of the Virtual PHY Basic Control
Register (VPHY_BASIC_CTRL) is set.
R/W
0b
13:8
RESERVED
RO
-
7
Switch Collision Test MII
When set, the collision signal to the switch fabric Port 0(Host MAC) is active
during transmission from the switch engine.
It is recommended that this bit be used only when using loopback mode.
R/W
0b
6:5
RESERVED
RO
-
4:2
Current Speed/Duplex Indication
This field indicates the current speed and duplex of the Virtual PHY link.
RO
Note 14.43
1
RESERVED
RO
-
0
SQEOFF
This bit enables/disables the Signal Quality Error (Heartbeat) test.
0: SQE test enabled
1: SQE test disabled
R/W
NASR
Note 14.44
Note 14.45
[4]
[3]
[2]
Speed
Duplex
0
0
0
RESERVED
0
0
1
10Mbps
half-duplex
0
1
0
100Mbps
half-duplex
0
1
1
RESERVED
1
0
0
RESERVED
1
0
1
10Mbps
full-duplex
1
1
0
100Mbps
full-duplex
1
1
1
RESERVED



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com