RH850 datasheet(24/68 Pages) RENESAS

24 / 68 page

RH850/C1M-A

Section 2 Pins

Page 24 of 68

R01DS0491EJ0100 Rev.1.00

Mar.31.2025

Table 2.2

C1M-A1 Pin Function (3/3)

Pin Name

I/O

Function

SCInSCK (n = 0 to 2)

SCIn clock

SCInTXD (n = 0 to 2)

SCIn transmit data

TAPAnESO (n = 0 to 1,3 to 4)

Hi-Z control

TAPAnUN (n = 0 to 1)

Motor control output U phase (negative)

TAPAnUP (n = 0 to 1)

Motor control output U phase (positive)

TAPAnVN (n = 0 to 1)

Motor control output V phase (negative)

TAPAnVP (n = 0 to 1)

Motor control output V phase (positive)

TAPAnWN (n = 0 to 1)

Motor control output W phase (negative)

TAPAnWP (n = 0 to 1)

Motor control output W phase (positive)

TPBAnO (n = 0)

TPBAn channel output

TAUDnIm (n = 0 to 1, m = 0 to 15)

TAUDn channel input m

TAUDnOm (n = 0 to 1, m = 0 to 15)

TAUDn channel output m

TAUJnIm (n = 0, m = 0 to 3)

TAUJn channel input m

TAUJnOm (n = 0, m = 0 to 3)

TAUJn channel output m

TSG3nOm (n = 0 to 1, m = 0 to 7)

TSG3n channel output m

X1, X2

―

Crystal oscillator connections

RSENTnRX (n = 0 to 3)

SENT input

RSENTnSPCO (n = 0 to 3)

SENT control output

RDC3An_OUT_U (n = 0)

RDC U-phase output

RDC3An_OUT_V (n = 0)

RDC V-phase output

RDC3An_OUT_W (n = 0)

RDC W-phase output

CAUTION

In C1M-A1, use SCI30 with the alternative function pins within the same port group.

● When serial clock I/O signals are used

─ P5_0(SCI0RXD), P5_1(SCI0TXD), P5_2(SCI0SCK)

● When serial clock I/O signals are not used

─ P5_0(SCI0RXD), P5_1(SCI0TXD)

─ P7_2(SCI0RXD), P7_4(SCI0TXD)

RH850 Datasheet(PDF) 24 Page - Renesas Technology Corp

RH850 Datasheet(HTML) 24 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68

Datasheet Download

Link URL