Electronic Components Datasheet Search
  English  ▼

X  

RX72T Datasheet(PDF) 85 Page - Renesas Technology Corp

Part # RX72T
Description  Renesas MCUs
PDF  120 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  RENESAS [Renesas Technology Corp]
Direct Link  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

RX72T Datasheet(HTML) 85 Page - Renesas Technology Corp

Back Button RX72T Datasheet HTML 81Page - Renesas Technology Corp RX72T Datasheet HTML 82Page - Renesas Technology Corp RX72T Datasheet HTML 83Page - Renesas Technology Corp RX72T Datasheet HTML 84Page - Renesas Technology Corp RX72T Datasheet HTML 85Page - Renesas Technology Corp RX72T Datasheet HTML 86Page - Renesas Technology Corp RX72T Datasheet HTML 87Page - Renesas Technology Corp RX72T Datasheet HTML 88Page - Renesas Technology Corp RX72T Datasheet HTML 89Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 85 / 120 page
background image
R01DS0331EJ0110 Rev.1.10
Page 85 of 120
Oct 06, 2023
RX72T Group
2. Electrical Characteristics
2.4.6.7
A/D Converter Trigger
Note 1. tPBcyc: PCLKB cycle
Figure 2.44
A/D Converter Trigger Input Timing
2.4.6.8
CAC
Note 1. tPBcyc: PCLKB cycle
Note 2. tcac: CAC count clock source cycle
Table 2.34
A/D Converter Trigger Timing
Conditions: VCC = 2.7 to 5.5 V, VCC_USB = 2.7 to 5.5 V, AVCC0 = AVCC1 = AVCC2 = 3.0 to 5.5V,
VSS = VSS_USB = AVSS0 = AVSS1 = AVSS2 = 0 V, Ta = Topr,
ICLK = 8 to 200 MHz, PCLKA = 8 to 120 MHz, PCLKB = 8 to 60 MHz, PCLKC = 8 to 200 MHz, BCLK = 8 to 60 MHz,
Output load conditions: VOH = 0.5 × VCC, VOL = 0.5 × VCC, C = 30 pF,
High-drive output is selected by the driving ability control register (other than for P53 to P55 and P60 to P65).
Item
Symbol
Min.
Max.
Unit*1
Test
Conditions
A/D
converter
A/D converter trigger input pulse width
tTRGW
1.5
—
tPBcyc
Figure 2.44
Table 2.35
CAC Timing
Conditions: VCC = 2.7 to 5.5 V, VCC_USB = 2.7 to 5.5 V, AVCC0 = AVCC1 = AVCC2 = 3.0 to 5.5V,
VSS = VSS_USB = AVSS0 = AVSS1 = AVSS2 = 0 V, Ta = Topr,
ICLK = 8 to 200 MHz, PCLKA = 8 to 120 MHz, PCLKB = 8 to 60 MHz, PCLKC = 8 to 200 MHz, BCLK = 8 to 60 MHz,
Output load conditions: VOH = 0.5 × VCC, VOL = 0.5 × VCC, C = 30 pF,
High-drive output is selected by the driving ability control register (other than for P53 to P55 and P60 to P65).
Item*1, *2
Symbol
Min.*1, *2
Max.
Unit
Test
Conditions
CAC
CACREF input pulse width
tPBcyc ≤ tcac
tCACREF
4.5 tcac + 3 tPBcyc
—ns
tPBcyc > tcac
5 tcac + 6.5 tPBcyc
—
ADTRG0#,
ADTRG1#,
ADTRG2#
PCLKB
tTRGW



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com