| Electronic Components Datasheet Search |
|
AD5602 Datasheet(PDF) 17 Page - Analog Devices |
|
|
|||||||||||||||||||||||||||||
AD5602 Datasheet(HTML) 17 Page - Analog Devices |
|
17 / 23 page ![]() Data Sheet AD5602/AD5612/AD5622 Rev. E | Page 17 of 23 POWER-ON RESET The AD5602/AD5612/AD5622 each contain a power-on reset circuit that controls the output voltage during power-up. The DAC register is filled with zeros and the output voltage is 0 V where it remains until a valid write sequence is made to the DAC. This is useful in applications in which it is important to know the state of the DAC output while it is in the process of powering up. POWER-DOWN MODES The AD5602/AD5612/AD5622 each contain four separate modes of operation. These modes are software programmable by setting Bit PD1 and Bit PD0 in the control register. Table 8 shows how the state of the bits corresponds to the mode of operation of the device. Table 8. Modes of Operation PD1 PD0 Operating Mode 0 0 Normal operation 0 1 Power-down (1 kΩ load to GND) 1 0 Power-down (100 kΩ load to GND) 1 1 Power-down (Three-state output) When both bits are set to 0, the device works normally with its usual power consumption of 100 µA maximum at 5 V. However, for the three power-down modes, the supply current falls to <150 nA (at 3 V). Not only does the supply current fall, but the output stage is internally switched from the output of the amplifier to a resistor network of known values. This gives the advantage of knowing the output impedance of the device while the device is in power-down mode. There are three different options. The output is connected internally to GND through a 1 kΩ resistor, a 100 kΩ resistor, or it is left open circuited (three-state). Figure 42 shows the output stage. POWER-DOWN CIRCUITRY RESISTOR NETWORK VOUT RESISTOR STRING DAC AMPLIFIER Figure 42. Output Stage During Power-Down The bias generator, output amplifier, resistor string, and other associated linear circuitry are all shut down when the power- down mode is activated. However, the contents of the DAC register are unaffected when in power-down. The time to exit power-down is typically 14 µs for VDD = 5 V and 17 µs for VDD = 3 V (see Figure 29). |
|
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |