Electronic Components Datasheet Search
  English  ▼

X  

ADS5463IPFPR Datasheet(PDF) 6 Page - Texas Instruments

Click here to check the latest version.
Part # ADS5463IPFPR
Description  12-Bit, 500-MSPS Analog-to-Digital Converter
PDF  37 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  TI [Texas Instruments]
Direct Link  http://www.ti.com
Logo TI - Texas Instruments

ADS5463IPFPR Datasheet(HTML) 6 Page - Texas Instruments

Back Button ADS5463IPFPR Datasheet HTML 2Page - Texas Instruments ADS5463IPFPR Datasheet HTML 3Page - Texas Instruments ADS5463IPFPR Datasheet HTML 4Page - Texas Instruments ADS5463IPFPR Datasheet HTML 5Page - Texas Instruments ADS5463IPFPR Datasheet HTML 6Page - Texas Instruments ADS5463IPFPR Datasheet HTML 7Page - Texas Instruments ADS5463IPFPR Datasheet HTML 8Page - Texas Instruments ADS5463IPFPR Datasheet HTML 9Page - Texas Instruments ADS5463IPFPR Datasheet HTML 10Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 6 / 37 page
background image
N
CLK
D
OVR
[11:0],
N+1
N+5
t
CLKL
t
DRY
t
DATA
t
CLKH
t
a
D[11:0], OVR
CLK
N+2
N+3
N+4
DRY
DRY
(1)
N
N+1
N–1
Sample
N–1
Latency = 3.5 Clock Cycles
TIMING CHARACTERISTICS
(1)
ADS5463
SLAS515B – NOVEMBER 2006 – REVISED MAY 2008 .................................................................................................................................................... www.ti.com
(1)
Polarity of DRY is undetermined. For further information, see the Digital Outputs section.
Figure 1. Timing Diagram
Typical values at TA = 25°C, Min and Max values over full temperature range TMIN = –40°C to TMAX = 85°C, sampling rate =
500 MSPS, 50% clock duty cycle, AVDD5 = 5 V, AVDD3 = 3.3 V, DVDD3 = 3.3 V, and 3-VPP differential clock (unless
otherwise noted)
PARAMETER
TEST CONDITIONS
MIN
TYP
MAX
UNIT
ta
Aperture delay
200
ps
Aperture jitter, rms
150
fs
Latency
3.5
cycles
tCLK
Clock period
2
50
ns
tCLKH
Clock pulse duration, high
1
ns
tCLKL
Clock pulse duration, low
1
ns
Zero crossing, 10-pF parasitic loading to GND on each
tDRY
CLK to DRY delay(2)
950
1600
ps
output pin
Zero crossing, 10-pF parasitic loading to GND on each
tDATA
CLK to DATA/OVR delay(2)
750
2100
ps
output pin
tDATA – tDRY, 10-pF parasitic loading to GND on each output
tSKEW
DATA to DRY skew
–350
0
650
ps
pin
tRISE
DRY/DATA/OVR rise time
10-pF parasitic loading to GND on each output pin
500
ps
tFALL
DRY/DATA/OVR fall time
10-pF parasitic loading to GND on each output pin
500
ps
(1)
Timing parameters are specified by design or characterization, but not production tested.
(2)
DRY, DATA, and OVR are updated on the falling edge of CLK. The latency must be added to tDATA to determine the overall propagation
delay.
6
Submit Documentation Feedback
Copyright © 2006–2008, Texas Instruments Incorporated
Product Folder Link(s) :ADS5463



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com