| Electronic Components Datasheet Search |
|
OMAP3530 Datasheet(PDF) 18 Page - Texas Instruments |
|
|
|
|||||||||||||||||||||||||||||
OMAP3530 Datasheet(HTML) 18 Page - Texas Instruments |
|
18 / 264 page ![]() OMAP3530/25 Applications Processor SPRS507B – FEBRUARY 2008 – REVISED JULY 2008 www.ti.com Table 2-1. Ball Characteristics (CBB Pkg.) (continued) BALL BALL PIN MODE [4] TYPE [5] BALL BALL RESET POWER [9] HYS BUFFER PULL IO BOTTOM [1] TOP [2] NAME [3] RESET RESET REL. [10] STRENGTH U/D CELL [13] STATE [6] REL. MODE [8] (mA) [11] TYPE STATE [7] [12] gpio_43 4 IO safe_mode 7 K1 M2 gpmc_d0 0 IO H H 0 VDDS_ MEM Yes 4 PU/ PD LVCMOS L1 M1 gpmc_d1 0 IO H H 0 VDDS_ MEM Yes 4 PU/ PD LVCMOS L2 N2 gpmc_d2 0 IO H H 0 VDDS_ MEM Yes 4 PU/ PD LVCMOS P2 N1 gpmc_d3 0 IO H H 0 VDDS_ MEM Yes 4 PU/ PD LVCMOS T1 R2 gpmc_d4 0 IO H H 0 VDDS_ MEM Yes 4 PU/ PD LVCMOS V1 R1 gpmc_d5 0 IO H H 0 VDDS_ MEM Yes 4 PU/ PD LVCMOS V2 T2 gpmc_d6 0 IO H H 0 VDDS_ MEM Yes 4 PU/ PD LVCMOS W2 T1 gpmc_d7 0 IO H H 0 VDDS_ MEM Yes 4 PU/ PD LVCMOS H2 AB3 gpmc_d8 0 IO H H 0 VDDS_ MEM Yes 4 PU/ PD LVCMOS gpio_44 4 IO safe_mode 7 K2 AC3 gpmc_d9 0 IO H H 0 VDDS_ MEM Yes 4 PU/ PD LVCMOS gpio_45 4 IO safe_mode 7 P1 AB4 gpmc_d10 0 IO H H 0 VDDS_ MEM Yes 4 PU/ PD LVCMOS gpio_46 4 IO safe_mode 7 R1 AC4 gpmc_d11 0 IO H H 0 VDDS_ MEM Yes 4 PU/ PD LVCMOS gpio_47 4 IO safe_mode 7 R2 AB6 gpmc_d12 0 IO H H 0 VDDS_ MEM Yes 4 PU/ PD LVCMOS gpio_48 4 IO safe_mode 7 T2 AC6 gpmc_d13 0 IO H H 0 VDDS_ MEM Yes 4 PU/ PD LVCMOS gpio_49 4 IO safe_mode 7 W1 AB7 gpmc_d14 0 IO H H 0 VDDS_ MEM Yes 4 PU/ PD LVCMOS gpio_50 4 IO safe_mode 7 Y1 AC7 gpmc_d15 0 IO H H 0 VDDS_ MEM Yes 4 PU/ PD LVCMOS gpio_51 4 IO safe_mode 7 G4 Y2 gpmc_ncs0 0 O 1 1 0 VDDS_ MEM No 4 NA LVCMOS H3 Y1 gpmc_ncs1 0 O H 1 0 VDDS_ MEM Yes 4 PU/ PD LVCMOS gpio_52 4 IO safe_mode 7 V8 NA gpmc_ncs2 0 O H H 7 VDDS_ MEM Yes 4 PU/ PD LVCMOS gpio_53 4 IO safe_mode 7 U8 NA gpmc_ncs3 0 O H H 7 VDDS_ MEM Yes 4 PU/ PD LVCMOS sys_ ndmareq0 1 I gpio_54 4 IO safe_mode 7 T8 NA gpmc_ncs4 0 O H H 7 VDDS_ MEM Yes 4 PU/ PD LVCMOS sys_ ndmareq1 1 I mcbsp4_ clkx 2 IO gpt9_pwm_evt 3 IO gpio_55 4 IO safe_mode 7 R8 NA gpmc_ncs5 0 O H H 7 VDDS_ MEM Yes 4 PU/ PD LVCMOS sys_ ndmareq2 1 I mcbsp4_dr 2 I TERMINAL DESCRIPTION 18 Submit Documentation Feedback |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |