Electronic Components Datasheet Search
  English  ▼

X  

MAC7101 Datasheet(PDF) 12 Page - Freescale Semiconductor, Inc

Part # MAC7101
Description  Microcontroller Family Reference Manual
PDF  710 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  FREESCALE [Freescale Semiconductor, Inc]
Direct Link  http://www.freescale.com
Logo FREESCALE - Freescale Semiconductor, Inc

MAC7101 Datasheet(HTML) 12 Page - Freescale Semiconductor, Inc

Back Button MAC7101 Datasheet HTML 8Page - Freescale Semiconductor, Inc MAC7101 Datasheet HTML 9Page - Freescale Semiconductor, Inc MAC7101 Datasheet HTML 10Page - Freescale Semiconductor, Inc MAC7101 Datasheet HTML 11Page - Freescale Semiconductor, Inc MAC7101 Datasheet HTML 12Page - Freescale Semiconductor, Inc MAC7101 Datasheet HTML 13Page - Freescale Semiconductor, Inc MAC7101 Datasheet HTML 14Page - Freescale Semiconductor, Inc MAC7101 Datasheet HTML 15Page - Freescale Semiconductor, Inc MAC7101 Datasheet HTML 16Page - Freescale Semiconductor, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 12 / 710 page
background image
MAC7100 Microcontroller Family Product Brief, Rev. 2
Preliminary
Functional Overview
Freescale Semiconductor
12
4.8
CAN 2.0 Software Compatible (FlexCAN) Modules
There are up to four FlexCAN modules on MAC7100 devices; refer to Table 1 for the number of FlexCAN
channels implemented on a specific device. The CAN protocol is primarily, but not only, designed to be
used as a vehicle serial data bus, meeting the specific requirements of this application: real-time processing,
reliable operation in the EMI environment of a vehicle, cost-effectiveness, and required bandwidth. The
FlexCAN module is a full implementation of the CAN protocol specification, Version 2.0 B, which
supports both standard and extended message frames. A flexible number of message buffers (up to 32 MBs)
is also supported, which are stored in an embedded RAM dedicated to the FlexCAN module (up to 544
bytes capability).
On MAC7100 devices, the clock source for the FlexCAN can be selected to be derived either from the PLL
clock or the oscillator clock. The FlexCAN also implements a low pass filter which can be used to wake
up the device when activity is detected on the bus, while also enabling rejection of bus noise to help
eliminate instances of false wake. MAC7100 devices implement 32 mailboxes on each CAN module.
4.9
Enhanced Modular I/O Subsystem (eMIOS)
The Enhanced Modular I/O Subsystem (eMIOS) provides functionality to generate or measure time-based
events. The eMIOS module implemented on MAC7100 family devices has 16 unified timer channels
(UCs), each with a 16-bit counter. Each UC is identical and can be configured to provide a wide range of
timer functions. The module implements 3 counter busses for inter-channel synchronization and sharing
common time bases.
Each of the UCs has a single input/output signal associated with it, resulting in a module with 16 external
signals available for the user. The eMIOS module can be independently disabled. Disabling the module
turns off the clock to the module, although some of the module registers remain available to be accessed
by the core via the peripheral bus.
4.10 Serial Peripheral Interfaces (DSPI)
MAC7100 devices implement up to two (Deserial) Serial Peripheral Interface modules (DSPI). Only the
SPI configuration is implemented in the MAC7100 family of devices. Refer to Table 1 for the number of
DSPI channels implemented on a specific device. Each DSPI supports up to eight peripheral chip select
lines, offering selection of up to 8 external devices without external hardware, expandable to 256 with an
external demultiplexer. One of the chip select signals can be used to provide a strobe for the other chip
selects in order to eliminate decoding glitches generated when the chip selects change. This allows
glitch-free selection of up to 128 external devices via external hardware.
The DSPI is implemented with separate transmit and receive FIFOs with a depth of up to four entries.
These FIFOs can be accessed either by the CPU or the eDMA to enable queued operations to be performed.
Each DSPI has a separate DMA request channel for the transmit and the receive sides of the module. For
queued operations the SPI queues reside in system RAM external to the DSPI. Data transfers between the
queues and the DSPI FIFOs are accomplished through the use of the eDMA controller or through host
software. Each queue entry contains both configuration information and data, enabling fast baud rate and
chip select switching between frames with no CPU overhead and no SPI channel dead time.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com