Electronic Components Datasheet Search
  English  ▼

X  

STE10 Datasheet(PDF) 31 Page - STMicroelectronics

Part # STE10
Description  PCI 10/100 ETHERNET CONTROLLER WITH INTEGRATED PHY 5V
PDF  66 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  STMICROELECTRONICS [STMicroelectronics]
Direct Link  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

STE10 Datasheet(HTML) 31 Page - STMicroelectronics

Back Button STE10 Datasheet HTML 27Page - STMicroelectronics STE10 Datasheet HTML 28Page - STMicroelectronics STE10 Datasheet HTML 29Page - STMicroelectronics STE10 Datasheet HTML 30Page - STMicroelectronics STE10 Datasheet HTML 31Page - STMicroelectronics STE10 Datasheet HTML 32Page - STMicroelectronics STE10 Datasheet HTML 33Page - STMicroelectronics STE10 Datasheet HTML 34Page - STMicroelectronics STE10 Datasheet HTML 35Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 31 / 66 page
background image
31/66
STE10/100
5.3 Transceiver(XCVR) Registers
There are 11 16-bit registers supporting the transceiver portion of STE10/100, including 7 basic registers de-
fined according to clause 22 “Reconciliation Sublayer and Media Independent Interface” and clause 28 “Physi-
cal Layer link signaling for 10 Mb/s and 100 Mb/s Auto-Negotiation on twisted pair” of the IEEE802.3u standard.
In addition, 4 special registers are provided for advanced chip control and status.
Note: 1. Since only Double Word access is supported for Register R/W in the STE10/100, the higher word(bit 31~16) of the XCVR registers
(XR0~XR10) should be ignored.
Table 7. Transceiver registers list
Offset from
base address
of CSR
Reg. Index
Name
Register Descriptions
b4h
XR0
XCR
XCVR Control Register
b8h
XR1
XSR
XCVR Status Register
bch
XR2
PID1
PHY Identifier 1
c0h
XR3
PID2
PHY Identifier 2
c4h
XR4
ANA
Auto-Negotiation Advertisement Register
c8h
XR5
ANLPA
Auto-Negotiation Link Partner Ability Register
cch
XR6
ANE
Auto-Negotiation Expansion Register
d0h
XR7
XMC
XCVR Mode Control Register
d4h
XR8
XCIIS
XCVR Configuration Information and Interrupt Status Register
d8h
XR9
XIE
XCVR Interrupt Enable Register
dch
XR10
100CTR
100BASE-TX PHY Control/Status Register
Table 8. Transceiver registers Descriptions
Bit #
Name
Descriptions
Default Val
RW Type
XR0(offset = b4h) - XCR, XCVR Control Register. The default value is chosen as listed below.
15
XRST
Transceiver Reset control.
1: reset transceiver. This bit will be cleared by STE10/100 after
transceiver reset has completed.
0
R/W
14
XLBEN
Transceiver loop-back mode select.
1: transceiver loop-back mode is selected. OM (CSR6 bits
11,10) of must contain 00.
0
R/W
13
SPSEL
Network Speed select. This bit will be ignored if Auto-
Negotiation is enabled (ANEN, XR0 bit 12).
1:100Mbps is selected.
0:10Mbps is selected.
1
R/W
12
ANEN
Auto-Negotiation ability control.
1: Auto-Negotiation function is enabled.
0: Auto-Negotiation is disabled.
1
R/W



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com