Electronic Components Datasheet Search
  English  ▼

X  

Preview PDF HTML

LFXP Datasheet(PDF) 63 Page - Lattice Semiconductor

Part # LFXP
Description  LatticeXP Family Data Sheet
PDF  130 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  LATTICE [Lattice Semiconductor]
Direct Link  http://www.latticesemi.com
Logo LATTICE - Lattice Semiconductor

LFXP Datasheet(HTML) 63 Page - Lattice Semiconductor

Back Button LFXP Datasheet HTML 59Page - Lattice Semiconductor LFXP Datasheet HTML 60Page - Lattice Semiconductor LFXP Datasheet HTML 61Page - Lattice Semiconductor LFXP Datasheet HTML 62Page - Lattice Semiconductor LFXP Datasheet HTML 63Page - Lattice Semiconductor LFXP Datasheet HTML 64Page - Lattice Semiconductor LFXP Datasheet HTML 65Page - Lattice Semiconductor LFXP Datasheet HTML 66Page - Lattice Semiconductor LFXP Datasheet HTML 67Page - Lattice Semiconductor Next Button
Zoom Inzoom in Zoom Outzoom out
 63 / 130 page
background image
4-4
Pinout Information
Lattice Semiconductor
LatticeXP Family Data Sheet
Pin Information Summary
1
XP3
XP6
Pin Type
100 TQFP
144 TQFP
208 PQFP
144 TQFP
208 PQFP 256 fpBGA
Single Ended User I/O
62
100
136
100
142
188
Differential Pair User I/O
2
19
35
56
35
58
80
Configuration
Dedicated
11
11
11
11
11
11
Muxed
14
14
14
14
14
14
TAP
555555
Dedicated (total without supplies)
666666
VCC
248488
VCCAUX
222224
VCCPLL
222222
VCCIO
Bank0
112122
Bank1
112122
Bank2
112122
Bank3
112122
Bank4
122222
Bank5
112122
Bank6
112122
Bank7
112122
GND
10
13
24
13
24
24
GNDPLL
222222
NC
006000
Single Ended/Differential
I/O per Bank
2
Bank0
8/2
12/3
20/8
12/3
20/8
26/11
Bank1
9/0
12/2
18/6
12/2
18/6
26/11
Bank2
8/3
12/5
14/6
12/5
17/7
21/9
Bank3
6/2
13/5
14/6
13/5
14/6
21/9
Bank4
5/2
14/6
21/9
14/6
21/9
26/11
Bank5
12/4
12/4
21/9
12/4
21/9
26/11
Bank6
4/2
13/5
14/6
13/5
17/7
21/9
Bank7
10/4
12/5
14/6
12/5
14/6
21/9
VCCJ
111111
1. During configuration the user-programmable I/Os are tri-stated with an internal pull-up resistor enabled. If any pin is not used (or not
bonded to a package pin), it is also tri-stated with an internal pull-up resistor enabled after configuration.
2. The differential I/O per bank includes both dedicated LVDS and emulated LVDS pin pairs. Please see the Logic Signal Connections table
for more information.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com