LFXP datasheet(3/130 Pages) LATTICE

3 / 130 page

Introduction

Lattice Semiconductor

LatticeXP Family Data Sheet

1-2

Introduction

The LatticeXP family of FPGA devices combine logic gates, embedded memory and high performance I/Os in a

single architecture that is both non-volatile and inﬁnitely reconﬁgurable to support cost-effective system designs.

The re-programmable non-volatile technology used in the LatticeXP family is the next generation ispXP™ technol-

ogy. With this technology, expensive external conﬁguration memories are not required and designs are secured

from unauthorized read-back. In addition, instant-on capability allows for easy interfacing in many applications.

The ispLEVER

® design tool from Lattice allows large complex designs to be efﬁciently implemented using the Lat-

ticeXP family of FPGA devices. Synthesis library support for LatticeXP is available for popular logic synthesis tools.

The ispLEVER tool uses the synthesis tool output along with the constraints from its ﬂoor planning tools to place

and route the design in the LatticeXP device. The ispLEVER tool extracts the timing from the routing and back-

annotates it into the design for timing veriﬁcation.

Lattice provides many pre-designed IP (Intellectual Property) ispLeverCORE™ modules for the LatticeXP family.

By using these IPs as standardized blocks, designers are free to concentrate on the unique aspects of their design,

increasing their productivity.

LFXP Datasheet(PDF) 3 Page - Lattice Semiconductor