4524 datasheet(28/161 Pages) RENESAS

28 / 161 page

Rev.2.00

Jul 27, 2004

page 28 of 159

REJ03B0091-0200Z

4524 Group

(3) External interrupt control registers

• Interrupt control register I1

rupt. Set the contents of this register through register A with the

TI1A instruction. The TAI1 instruction can be used to transfer the

contents of register I1 to register A.

Table 8 External interrupt control register

• Interrupt control register I2

rupt. Set the contents of this register through register A with the

TI2A instruction. The TAI2 instruction can be used to transfer the

contents of register I2 to register A.

Notes 1: “R” represents read enabled, and “W” represents write enabled.

2: When the contents of these bits (I12 , I13, I22 and I23) are changed, the external interrupt request flag (EXF0, EXF1) may be set.

I13

I12

I11

I10

INT0 pin input control bit (Note 2)

Interrupt valid waveform for INT0 pin/

return level selection bit (Note 2)

INT0 pin edge detection circuit control bit

INT0 pin Timer 1 count start synchronous

circuit selection bit

Interrupt control register I1

R/W

TAI1/TI1A

at power down : state retained

at reset : 00002

INT0 pin input disabled

INT0 pin input enabled

Falling waveform/“L” level (“L” level is recognized with the SNZI0

instruction)

Rising waveform/“H” level (“H” level is recognized with the SNZI0

instruction)

One-sided edge detected

Both edges detected

Timer 1 count start synchronous circuit not selected

Timer 1 count start synchronous circuit selected

I23

I22

I21

I20

INT1 pin input control bit (Note 2)

Interrupt valid waveform for INT1 pin/

return level selection bit (Note 2)

INT1 pin edge detection circuit control bit

INT1 pin Timer 3 count start synchronous

circuit selection bit

Interrupt control register I2

R/W

TAI2/TI2A

at power down : state retained

at reset : 00002

INT1 pin input disabled

INT1 pin input enabled

Falling waveform/“L” level (“L” level is recognized with the SNZI1

instruction)

Rising waveform/“H” level (“H” level is recognized with the SNZI1

instruction)

One-sided edge detected

Both edges detected

Timer 3 count start synchronous circuit not selected

Timer 3 count start synchronous circuit selected

4524 Datasheet(PDF) 28 Page - Renesas Technology Corp

4524 Datasheet(HTML) 28 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL