Electronic Components Datasheet Search
  English  ▼

X  

SH7261 Datasheet(PDF) 410 Page - Renesas Technology Corp

Part # SH7261
Description  32-Bit RISC Microcomputer SuperHTM RISC engine Family / SH7260 Series
PDF  1348 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  RENESAS [Renesas Technology Corp]
Direct Link  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

SH7261 Datasheet(HTML) 410 Page - Renesas Technology Corp

Back Button SH7261 Datasheet HTML 406Page - Renesas Technology Corp SH7261 Datasheet HTML 407Page - Renesas Technology Corp SH7261 Datasheet HTML 408Page - Renesas Technology Corp SH7261 Datasheet HTML 409Page - Renesas Technology Corp SH7261 Datasheet HTML 410Page - Renesas Technology Corp SH7261 Datasheet HTML 411Page - Renesas Technology Corp SH7261 Datasheet HTML 412Page - Renesas Technology Corp SH7261 Datasheet HTML 413Page - Renesas Technology Corp SH7261 Datasheet HTML 414Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 410 / 1348 page
background image
Section 12 Multi-Function Timer Pulse Unit 2 (MTU2)
Rev. 2.00 Sep. 07, 2007 Page 378 of 1312
REJ09B0320-0200
Figure 12.1 shows a block diagram of the MTU2.
Input/output pins
Channel 3: TIOC3A
TIOC3B
TIOC3C
TIOC3D
Channel 4: TIOC4A
TIOC4B
TIOC4C
TIOC4D
Input pins
Channel 5: TIC5U
TIC5V
TIC5W
Interrupt request signals
Channel 3: TGIA_3
TGIB_3
TGIC_3
TGID_3
TCIV_3
Channel 4: TGIA_4
TGIB_4
TGIC_4
TGID_4
TCIV_4
Channel 5: TGIU_5
TGIV_5
TGIW_5
Clock input
Internal clock:
P
φ/1
P
φ/4
P
φ/16
P
φ/64
P
φ/256
P
φ/1024
External clock: TCLKA
TCLKB
TCLKC
TCLKD
Interrupt request signals
Channel 0: TGIA_0
TGIB_0
TGIC_0
TGID_0
TGIE_0
TGIF_0
TCIV_0
Channel 1: TGIA_1
TGIB_1
TCIV_1
TCIU_1
Channel 2: TGIA_2
TGIB_2
TCIV_2
TCIU_2
Input/output pins
Channel 0: TIOC0A
TIOC0B
TIOC0C
TIOC0D
Channel 1: TIOC1A
TIOC1B
Channel 2: TIOC2A
TIOC2B
Peripheral bus
A/D converter conversion
start signal
[Legend]
TSTR: Timer start register
TSYR: Timer synchronous register
TCR:
Timer control register
TMDR: Timer mode register
TIOR:
Timer I/O control register
TIORH: Timer I/O control register H
TIORL: Timer I/O control register L
TIER:
Timer interrupt enable register
TGCR: Timer gate control register
TOER: Timer output master enable register
TOCR: Timer output control register
TSR:
Timer status register
TCNT: Timer counter
TCNTS: Timer subcounter
TCDR:
Timer cycle data register
TCBR:
Timer cycle buffer register
TDDR:
Timer dead time data register
TGRA:
Timer general register A
TGRB:
Timer general register B
TGRC:
Timer general register C
TGRD:
Timer general register D
TGRE:
Timer general register E
TGRF:
Timer general register F
TGRU:
Timer general register U
TGRV:
Timer general register V
TGRW: Timer general register W
Figure 12.1 Block Diagram of MTU2



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com